{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:38:14Z","timestamp":1755999494849,"version":"3.37.3"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001871","name":"Power Efficiency and Performance for Embedded and HPC Systems with Custom CGRAs (PEPCC) Project, financed by the Funda\u00e7\u00e3o para a Ci\u00eancia e Tecnologia","doi-asserted-by":"publisher","award":["PTDC\/EEI-HAC\/30848\/2017"],"award-info":[{"award-number":["PTDC\/EEI-HAC\/30848\/2017"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3017552","type":"journal-article","created":{"date-parts":[[2020,8,18]],"date-time":"2020-08-18T20:29:23Z","timestamp":1597782563000},"page":"152286-152304","source":"Crossref","is-referenced-by-count":6,"title":["Optimizing OpenCL Code for Performance on FPGA: k-Means Case Study With Integer Data Sets"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5547-0323","authenticated-orcid":false,"given":"Nuno","family":"Paulino","sequence":"first","affiliation":[{"name":"INESC TEC, University of Porto, Porto, Portugal"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7471-3888","authenticated-orcid":false,"given":"Jo\u00e3o Canas","family":"Ferreira","sequence":"additional","affiliation":[{"name":"INESC TEC, University of Porto, Porto, Portugal"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7353-1799","authenticated-orcid":false,"given":"Jo\u00e3o M. P.","family":"Cardoso","sequence":"additional","affiliation":[{"name":"Faculty of Engineering, University of Porto, Porto, Portugal"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1027","article-title":"K-means++: The advantages of careful seeding","author":"arthur","year":"2007","journal-title":"Proc 17th Ann ACM-SIAM Symp Discrete Algorithms (SODA)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/s10115-007-0114-2"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2018.11.028"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.02.013"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.2017.8121905"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577313"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s40745-015-0040-1"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s10489-018-1238-7"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2976900"},{"key":"ref34","first-page":"177","article-title":"A Memory-Access-Efficient adaptive implementation of kNN on FPGA through HLS","author":"song","year":"2019","journal-title":"Proc IEEE 37th Int Conf Comput Design (ICCD)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339272"},{"journal-title":"UG1207–SDAccel Development Environment Methodology Guide-Performance Optimization","year":"2019","key":"ref40"},{"key":"ref11","first-page":"3","article-title":"OpenCL for FPGAs: Prototyping a compiler","author":"czajkowski","year":"2012","journal-title":"Proc Int Conf Eng Reconfigurable Syst Algorithms (ERSA)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.19"},{"journal-title":"SDAccel development environment","year":"2020","key":"ref13"},{"journal-title":"Intel FPGA SDK for OpenCL","year":"2020","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1982.1056489"},{"journal-title":"UCI Machine Learning Repository","year":"2017","author":"dua","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/btw672"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1186\/s12885-017-3877-1"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2018.1700298"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2964910"},{"journal-title":"Vivado High-Level Synthesis","year":"2017","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.49"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929186"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.15439\/2016F327"},{"journal-title":"HDL Coder–MATLAB & Simulink","year":"2017","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-01857-7_47"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-018-3761-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577381"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/34.400568"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.2014.2347265"},{"key":"ref45","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1080\/00031305.1992.10475879","article-title":"An introduction to kernel and nearest-neighbor nonparametric regression","volume":"46","author":"altman","year":"1992","journal-title":"Amer Statistician"},{"key":"ref22","first-page":"545","article-title":"Result analysis of the NIPS 2003 feature selection challenge","author":"guyon","year":"2004","journal-title":"Proc 17th Int Conf Neural Inf Process Syst (NIPS)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2983323.2983752"},{"journal-title":"ADM-PCIE-KU3 User Manual 1 13","year":"2018","key":"ref42"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293941"},{"key":"ref41","first-page":"652","article-title":"On coding techniques for targeting FPGAs via OpenCL","author":"paulino","year":"2017","journal-title":"Proc Int Conf Parallel Comput Parallel Comput Everywhere (ParCo)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.3390\/jimaging5050053"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840883"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.7"},{"journal-title":"Benefitting From Implicit Vectorization","year":"2019","key":"ref43"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927082"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09170625.pdf?arnumber=9170625","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,12]],"date-time":"2024-08-12T00:36:18Z","timestamp":1723422978000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9170625\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3017552","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}