{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T17:32:39Z","timestamp":1778175159691,"version":"3.51.4"},"reference-count":189,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001871","name":"Funda??o para a Ci?ncia e a Tecnologia","doi-asserted-by":"publisher","award":["UIDB\/50008\/2020"],"award-info":[{"award-number":["UIDB\/50008\/2020"]}],"id":[{"id":"10.13039\/501100001871","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2023]]},"DOI":"10.1109\/access.2023.3265481","type":"journal-article","created":{"date-parts":[[2023,4,7]],"date-time":"2023-04-07T17:30:39Z","timestamp":1680888639000},"page":"35965-35983","source":"Crossref","is-referenced-by-count":36,"title":["Analog Integrated Circuit Routing Techniques: An Extensive Review"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8251-1415","authenticated-orcid":false,"given":"Ricardo M. F.","family":"Martins","sequence":"first","affiliation":[{"name":"Instituto de Telecomunicações, Lisbon, Portugal"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9625-6435","authenticated-orcid":false,"given":"Nuno C. C.","family":"Louren\u00e7o","sequence":"additional","affiliation":[{"name":"Instituto de Telecomunicações, Lisbon, Portugal"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"(Berkeley Short-Channel IGFET Model) Group","year":"2023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2531506"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/srep32003"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.ultramic.2020.112956"},{"key":"ref5","volume-title":"Design Rule Complexity Rising","year":"2023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6932-3"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428080"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-34060-9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.11.006"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/rfic.2018.8429035"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2017.8008553"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090670"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3131849"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474213"},{"key":"ref15","volume-title":"A Computer-Aided Design and Synthesis Environment","author":"Van der Plas","year":"2002"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643532"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585540"},{"key":"ref18","article-title":"SILT: A VLSI design language","author":"Davis","year":"1982"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585774"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1985.1585948"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1995.518134"},{"key":"ref22","first-page":"416","article-title":"MSL: A High-level language for parameterized analog and mixed signal layout generators","volume-title":"Proc. IFIP Int. Conf. VLSI","author":"Sampath"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"key":"ref24","article-title":"PyCells for an open semiconductor industry","author":"Alassi","year":"2016","journal-title":"arXiv:1607.00859"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3046524"},{"key":"ref27","volume-title":"Git, a Free and Open Source Distributed Version Control System","year":"2023"},{"key":"ref28","volume-title":"Conda, a Package, Dependency and Environment Management for Any Language","year":"2023"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996610"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268911"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.67"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2004.1393995"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1989.56776"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.52171"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2000.838885"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343698"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2004.1354031"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.105"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2019.00061"},{"key":"ref40","volume-title":"Magic VLSI Layout Tool","year":"2023"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942062"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1992.205989"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1990.140935"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176202"},{"key":"ref45","first-page":"437","article-title":"Creating flexible analogue IP blocks","volume-title":"Proc. Eur. Solid-State Circuits Conf.","author":"Castro-L\u00f3pez"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1023\/A:1021268032124"},{"key":"ref47","volume-title":"Cadence Virtuoso Analog Design Environment","year":"2023"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147134"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/NRSC49500.2020.9235112"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2005.4633414"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2006.1689934"},{"key":"ref52","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/3927.001.0001","volume-title":"An Introduction to Genetic Algorithms","author":"Mitchell","year":"1996"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043354"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-013-0213-9"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043824"},{"key":"ref56","volume-title":"Problem-Solving Methods in Artificial Intelligence","author":"Nilsson","year":"1971"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1137\/0114025"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.08.004"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996609"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337607"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2012.6339417"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691095"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2418312"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1016\/S0925-7721(01)00047-5"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942088"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3046561"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415752"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2015.7300111"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379630"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123403"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127720"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065748"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320056"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917594"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/aspdac.2010.5419880"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785581"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.09.003"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2012.6339420"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2011.6043357"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182115"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483071"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085493"},{"key":"ref84","volume-title":"Laker","year":"2023"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1990.117186"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270217"},{"key":"ref87","first-page":"2","article-title":"Mighty: A \u2018rip-up and reroute\u2019 detailed router","volume-title":"Proc. ICCAD","author":"Shin"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270336"},{"key":"ref89","first-page":"548","article-title":"Automatic layout generation for CMOS operational amplifiers","volume-title":"Proc. ICCAD","author":"Han Young"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/43.46777"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-2.1992.0076"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1989.63321"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.1989.177075"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/4.18605"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129879"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/43.229733"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1988.20820"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/4.18603"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/4.32023"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76989"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585712"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1988.15434"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1988.20819"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124816"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.1991.147780"},{"key":"ref106","first-page":"109","article-title":"Automatic inner wiring for integrated analog modules","volume-title":"Proc. Int. Conf. Mixed Design Integr. Circuits Syst.","author":"Zhang"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2004.1329468"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878475"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-006-1271-z"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2007.4529530"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009137"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3105028"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/43.238611"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/4.209992"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654239"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1145\/800139.804534"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122567"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/4.75012"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124815"},{"key":"ref120","volume-title":"Contour: A tile-based gridless router","author":"Dion","year":"1995"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373200"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840872"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2013.6811904"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415660"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297370"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2019.8795227"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1145\/3403932"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687442"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165068"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429409"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2279516"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164937"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2006.285173"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/date.2011.5763078"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429517"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/CMPEUR.1989.93481"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112036"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129880"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/43.511572"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510537"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4501-6"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2158732"},{"key":"ref143","volume-title":"IC Shape-Based Technology Chip Assembly User Guide","year":"2003"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968647"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337301"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802267"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228458"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363394"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527478"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351507"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2839698"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357110"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33146-6"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-013-0088-9"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.023"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.05.008"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.02.003"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3009857"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834394"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-47247-4"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2913083"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3065332"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11030435"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942164"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1115\/DETC2020-22219"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1145\/3380446.3430629"},{"key":"ref168","first-page":"1","article-title":"ALIGN: Open-source analog layout automation from the ground up","volume-title":"Proc. 56th ACM\/IEEE Annu. Design Autom. Conf. (DAC)","author":"Kunal"},{"key":"ref169","first-page":"1","article-title":"The ALIGN open-source analog layout generator: V1.0 and beyond","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (ICCAD)","author":"Dhar"},{"key":"ref170","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643445"},{"key":"ref171","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3042177"},{"key":"ref172","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942060"},{"key":"ref173","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.3024153"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD55068.2022.9816200"},{"key":"ref175","first-page":"352","article-title":"On automating finger-cap array synthesis with optimal parasitic matching for custom SAR ADC","volume-title":"Proc. 28th Asia South Pacific Design Autom. Conf.","author":"Chiang"},{"key":"ref176","first-page":"277","article-title":"DPRoute: Deep learning framework for package routing","volume-title":"Proc. 28th Asia South Pacific Design Autom. Conf.","author":"Yeh"},{"key":"ref177","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774733"},{"key":"ref178","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036681"},{"key":"ref179","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465835"},{"key":"ref180","first-page":"1","article-title":"Pin accessibility prediction and optimization with deep learning-based pin pattern recognition","volume-title":"Proc. 56th ACM\/IEEE Annu. Design Autom. Conf.","author":"Yu"},{"key":"ref181","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375562"},{"key":"ref182","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375560"},{"key":"ref183","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD48534.2019.9142109"},{"key":"ref184","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415662"},{"key":"ref185","doi-asserted-by":"publisher","DOI":"10.1115\/1.4045044"},{"key":"ref186","article-title":"A Nesterov\u2019s accelerated quasi-Newton method for global routing using deep reinforcement learning","author":"Indrapriyadarsini","year":"2020","journal-title":"arXiv:2010.09465"},{"key":"ref187","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218598"},{"key":"ref188","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2022.05.003"},{"key":"ref189","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-25099-6"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/10005208\/10097479.pdf?arnumber=10097479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,17]],"date-time":"2024-10-17T22:28:21Z","timestamp":1729204101000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10097479\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023]]},"references-count":189,"URL":"https:\/\/doi.org\/10.1109\/access.2023.3265481","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023]]}}}