{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:13:55Z","timestamp":1725628435748},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/bec.2010.5630751","type":"proceedings-article","created":{"date-parts":[[2010,11,19]],"date-time":"2010-11-19T16:28:38Z","timestamp":1290184118000},"page":"37-48","source":"Crossref","is-referenced-by-count":14,"title":["Synthesis of circuits and systems from hierarchical and parallel specifications"],"prefix":"10.1109","author":[{"given":"V.","family":"Sklyarov","sequence":"first","affiliation":[]}],"member":"263","event":{"name":"2010 12th Biennial Baltic Electronics Conference (BEC2010)","start":{"date-parts":[[2010,10,4]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2010,10,6]]}},"container-title":["2010 12th Biennial Baltic Electronics Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5621665\/5629721\/05630751.pdf?arnumber=5630751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T03:24:34Z","timestamp":1490066674000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5630751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/bec.2010.5630751","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}