{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T22:07:47Z","timestamp":1747174067647},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2003.1253670","type":"proceedings-article","created":{"date-parts":[[2003,12,22]],"date-time":"2003-12-22T12:34:10Z","timestamp":1072096450000},"page":"576-581","source":"Crossref","is-referenced-by-count":14,"title":["From C programs to the configure-execute model"],"prefix":"10.1109","author":[{"given":"J.M.P.","family":"Cardoso","sequence":"first","affiliation":[]},{"given":"M.","family":"Weinhardt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/92.974899"},{"key":"13","first-page":"31","article-title":"An integrated partioning and synthesis system for dynamically reconfigurable multi-fpga architectures","author":"ouaiss","year":"1998","journal-title":"Proc 5th Reconfigurable Architectures Workshop (RAW?98"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/DATE.2000.840290"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/FPGA.1999.803662"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/2.839324"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1016\/0167-739X(92)90066-K"},{"year":"2001","journal-title":"The XPP White Paper","key":"2"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/DATE.2001.915091"},{"key":"10","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1007\/3-540-60294-1_134","article-title":"Automatic synthesis of parallel programs targeted to dynamically reconfigurable logic array","author":"gokhale","year":"1995","journal-title":"Proc 5th Int?l Workshop on Field Programmable Logic and Applications (FPL?95"},{"year":"0","journal-title":"The SUIF Compiler System","key":"7"},{"key":"6","first-page":"864","article-title":"Xpp-vc: A c compiler with temporal partitioning for the pact-xpp architecture","author":"cardoso","year":"2002","journal-title":"Proc 12th Int?l Conf on Field Programmable Logic and Applications (FPL?02"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ARVLSI.1999.756035"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/ASAP.1994.331785"},{"key":"9","first-page":"271","article-title":"Compiling occam into fpgas","author":"page","year":"1991","journal-title":"FPGAs"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/43.908452"}],"event":{"acronym":"DATE-03","name":"6th Design Automation and Test in Europe (DATE 03)","location":"Munich, Germany"},"container-title":["2003 Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8443\/26600\/01253670.pdf?arnumber=1253670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:57:45Z","timestamp":1497567465000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253670\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2003.1253670","relation":{},"subject":[]}}