{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T00:05:58Z","timestamp":1725581158826},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2003.1253731","type":"proceedings-article","created":{"date-parts":[[2003,12,22]],"date-time":"2003-12-22T17:34:10Z","timestamp":1072114450000},"page":"974-979","source":"Crossref","is-referenced-by-count":19,"title":["Run-time management of logic resources on reconfigurable systems"],"prefix":"10.1109","author":[{"given":"M.G.","family":"Gericota","sequence":"first","affiliation":[]},{"given":"G.R.","family":"Alves","sequence":"additional","affiliation":[]},{"given":"M.L.","family":"Silva","sequence":"additional","affiliation":[]},{"given":"J.M.","family":"Ferreira","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","article-title":"JBits Java based interface for reconfigurable computing","author":"guccione","year":"1999","journal-title":"Proc 2nd Military and Aerospace Appl of Prog Devices and Technologies Conf"},{"journal-title":"IEEE Std 1149 1 IEEE Std Board","year":"1990","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360344"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/92.920831"},{"key":"2","first-page":"485","article-title":"An enhanced static-list scheduling algorithm for temporal partitioning onto rpus","author":"cardoso","year":"1999","journal-title":"Proc Int Conf VLSI Des"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279481"},{"journal-title":"Polit?cnico di Torino ITC99 Benchmarks","year":"0","key":"10"},{"key":"7","first-page":"1097","article-title":"Compile-Time optimization of dynamic hardware reconfigurations","author":"teich","year":"1999","journal-title":"Proc Intl Conf on Parallel and Distributed Processing Techniques and Applications"},{"key":"6","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1007\/978-3-540-48302-1_13","article-title":"Dynasty: A temporal floorplanning based cad framework for dynamically reconfigurable logic systems","author":"vasilko","year":"1999","journal-title":"Proc 9th Intl Workshop on Field-Programmable Logic and Applications"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20000485"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998354"},{"key":"9","first-page":"302","article-title":"On-line defragmentation for run-Time partially reconfigurable fpgas","author":"gericota","year":"2002","journal-title":"Proc Intl Conf Field Programmable Logic and Appl"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030201"}],"event":{"name":"6th Design Automation and Test in Europe (DATE 03)","acronym":"DATE-03","location":"Munich, Germany"},"container-title":["2003 Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8443\/26600\/01253731.pdf?arnumber=1253731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T02:57:45Z","timestamp":1497581865000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2003.1253731","relation":{},"subject":[]}}