{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,6]],"date-time":"2025-06-06T10:25:26Z","timestamp":1749205526652},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/date.2003.1253734","type":"proceedings-article","created":{"date-parts":[[2003,12,22]],"date-time":"2003-12-22T12:34:10Z","timestamp":1072096450000},"page":"994-999","source":"Crossref","is-referenced-by-count":6,"title":["RTL test pattern generation for high quality loosely deterministic BIST"],"prefix":"10.1109","author":[{"given":"M.B.","family":"Santos","sequence":"first","affiliation":[]},{"given":"J.M.","family":"Fernandes","sequence":"additional","affiliation":[]},{"given":"I.C.","family":"Teixeira","sequence":"additional","affiliation":[]},{"given":"J.P.","family":"Teixeira","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"European Test Workshop (ETW)A Informal Digest","year":"2002","author":"santos","key":"15"},{"journal-title":"CMUDSP Benchmark","year":"0","key":"16"},{"journal-title":"SIS A System for Sequential Circuits Syn Thesis","year":"1992","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955007"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766683"},{"key":"12","article-title":"Compiling verilog into automata","author":"cheng","year":"1994","journal-title":"Dept of Electr Eng and Computer Science"},{"journal-title":"Bushnell Vishwani D Agrawal Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"michael","key":"3"},{"key":"2","first-page":"1113","article-title":"Iyer moderator org high time for high-level atpg panel 1 session","author":"mahesh","year":"1999","journal-title":"Proc ITC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966654"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.541448"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/12.736428"},{"key":"5","first-page":"167","article-title":"Altering a pseudo-random bit sequence for scan-based bist","author":"touba","year":"1996","journal-title":"Proc Int Test Conf (ITC"},{"journal-title":"Random Testing of Digital Circuits Theory and Applications","year":"1998","author":"david","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012223614418"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041835"}],"event":{"name":"6th Design Automation and Test in Europe (DATE 03)","acronym":"DATE-03","location":"Munich, Germany"},"container-title":["2003 Design, Automation and Test in Europe Conference and Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8443\/26600\/01253734.pdf?arnumber=1253734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:53:12Z","timestamp":1489431192000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2003.1253734","relation":{},"subject":[]}}