{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:08:54Z","timestamp":1730214534062,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/dft.2014.6962092","type":"proceedings-article","created":{"date-parts":[[2014,12,1]],"date-time":"2014-12-01T23:16:22Z","timestamp":1417475782000},"page":"110-115","source":"Crossref","is-referenced-by-count":13,"title":["Performance sensor for tolerance and predictive detection of delay-faults"],"prefix":"10.1109","author":[{"given":"J.","family":"Semiao","sequence":"first","affiliation":[]},{"given":"D.","family":"Saraiva","sequence":"additional","affiliation":[]},{"given":"C.","family":"Leong","sequence":"additional","affiliation":[]},{"given":"A.","family":"Romao","sequence":"additional","affiliation":[]},{"given":"M. B.","family":"Santos","sequence":"additional","affiliation":[]},{"given":"I. C.","family":"Teixeira","sequence":"additional","affiliation":[]},{"given":"J. P.","family":"Teixeira","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/MC.2004.1274005"},{"year":"2009","author":"kim","journal-title":"System and Method for Monitoring Reliability of A Digital System","key":"17"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1145\/1283780.1283821"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/ISSCC.2007.373409"},{"year":"2006","author":"gauthier","journal-title":"Embedded Integrated Circuit Aging Sensor System","key":"16"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/JETCAS.2011.2135630"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/TVLSI.2009.2036628"},{"key":"11","article-title":"Aging-Aware power or frequency tuning with predictive fault detection","volume":"29","author":"semiao","year":"0","journal-title":"IEEE Design & Test of Computers"},{"key":"12","first-page":"27","article-title":"The influence of clock-gating on nbti-induced delay degradation","author":"semiao","year":"2012","journal-title":"11th IEEE International On-Line Testing Symposium IOLTS"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/TC.2011.246"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"22","first-page":"7","article-title":"Settoff: A fault tolerant flip-flop for building cost-efficient reliable systems","author":"lin","year":"2012","journal-title":"IEEE International On-Line Testing Symposium"},{"key":"23","first-page":"194","article-title":"Time management for low-power design of digital systems","volume":"4","author":"semi\ufffdo","year":"2008","journal-title":"Journal of Low Power Electronics Special Issue on LPonTR"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1109\/IOLTS.2008.51"},{"year":"2000","author":"bushnell","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","key":"25"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/VTS.2007.22"},{"year":"2009","author":"kim","journal-title":"System and Method for Monitoring Reliability of A Digital System","key":"2"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/ISSCC.2008.4523226"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/MDT.2008.146"},{"year":"0","journal-title":"Predictive Technology Model (PTM","key":"7"},{"key":"6","article-title":"Adaptive error-prediction aging sensor for on-line monitoring of performance errors","author":"martins","year":"2011","journal-title":"Proceedings of the 26th Conference on Design of Circuits and Integrated Systems-DCIS'2011"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/VTS.2011.5783784"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/IOLTS.2010.5560241"},{"key":"9","article-title":"Sleep transistor design and implementation-simple concepts yet challenges to be optimum","author":"shi","year":"2006","journal-title":"Proc IEEE VLSI-DAT"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/HPCA.2005.33"}],"event":{"name":"2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","start":{"date-parts":[[2014,10,1]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2014,10,3]]}},"container-title":["2014 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6942523\/6962057\/06962092.pdf?arnumber=6962092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T05:45:04Z","timestamp":1490334304000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6962092\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/dft.2014.6962092","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}