{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T10:34:36Z","timestamp":1761129276156},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/esscirc.2015.7313889","type":"proceedings-article","created":{"date-parts":[[2015,11,2]],"date-time":"2015-11-02T23:13:57Z","timestamp":1446506037000},"page":"311-314","source":"Crossref","is-referenced-by-count":7,"title":["A 9-b 0.4-V charge-mode SAR ADC with 1.6-V input swing and a MOSCAP-only DAC"],"prefix":"10.1109","author":[{"given":"Taimur","family":"Rabuske","sequence":"first","affiliation":[]},{"given":"Jorge","family":"Fernandes","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"An 8-bit 0.35-V 5.04-fJ\/conversion-step SAR ADC with background self-calibration of comparator offset","author":"rabuske","year":"2014","journal-title":"IEEE Trans VLSI Syst"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISSCC.2012.6177095"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1007\/s10470-014-0428-4"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2003.819162"},{"key":"ref8","first-page":"280","article-title":"A 2.4-to-5.2fJ\/conversion-step 10b 0.5-to-4MS\/s SAR ADC with charge-average switching DAC in 90nm CMOS","author":"liou","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"264","article-title":"I-V, 8b, 40MS\/s, 113?w charge-recycling SAR ADC with a 14?w asynchronous controller","author":"tsai","year":"2011","journal-title":"IEEE Symp VLSI Circuits"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1063\/1.2719618"},{"key":"ref9","first-page":"196","article-title":"A 0.85fJ\/conversion-step lOb 200kS\/s subranging SAR ADC in 40nm CMOS","author":"tai","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"246","article-title":"A 65fJ\/conversion-step 0-to-50MS\/s 0-to-0.7mW 9b charge-sharing SAR ADC in 90nm digital CMOS","author":"craninckx","year":"2007","journal-title":"ISSCC Dig Tech Pavers"}],"event":{"name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference","start":{"date-parts":[[2015,9,14]]},"location":"Graz, Austria","end":{"date-parts":[[2015,9,18]]}},"container-title":["ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7300343\/7313811\/07313889.pdf?arnumber=7313889","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T05:33:48Z","timestamp":1490420028000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7313889\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/esscirc.2015.7313889","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}