{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:56:02Z","timestamp":1729623362171,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/fpga4gpc.2016.7518526","type":"proceedings-article","created":{"date-parts":[[2016,7,25]],"date-time":"2016-07-25T20:38:27Z","timestamp":1469479107000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Model-based development of distributed embedded controllers - rapid prototyping using IOPT-tools and FPGAs -"],"prefix":"10.1109","author":[{"given":"Luis","family":"Gomes","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2015.7281797"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2007.4384809"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICMC.2014.7231723"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2005.1560425"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44919-1_31"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2011.6034992"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2005.844433"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2004.1417350"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2007.4384808"},{"article-title":"Globally-Asynchronous Locally-Synchronous Systems","year":"1984","author":"chapiro","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28255-3_16"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2013.6699475"},{"journal-title":"Petri Nets & Grafcet Tools for modelling discrete event systems","year":"1992","author":"david","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2011.6034908"},{"journal-title":"Petri Nets for Systems Engineering - A Guide to Modeling Verification and Applications","year":"2003","author":"girault","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/WODES.2006.382522"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16766-4_18"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACC.2000.879150"},{"key":"ref8","article-title":"Las Redes de Petri: en la Automática y la Informática","author":"silva","year":"1985","journal-title":"Editorial AC Madrid"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"415","DOI":"10.3233\/FI-2000-41403","article-title":"A Signal Extension for Petri Nets and its Use in Controller Design","volume":"41","author":"hanisch","year":"2000","journal-title":"Fundamenta Informaticae"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-69968-9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/41.334578"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IES.2006.357468"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2014.2341933"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICMC.2014.7232002"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645633"},{"journal-title":"Wave4IOPT-Editor e Visualizador Web de Formas de Onda-aplicação a controladores digitais especificados com modelos de Redes de Petri IOPT","year":"2015","author":"lima","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2012.6389075"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2012.6237295"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2011.6034958"}],"event":{"name":"2016 International Conference on FPGA Reconfiguration for General-Purpose Computing (FPGA4GPC)","start":{"date-parts":[[2016,5,9]]},"location":"Hamburg","end":{"date-parts":[[2016,5,10]]}},"container-title":["2016 International Conference on FPGA Reconfiguration for General-Purpose Computing (FPGA4GPC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7516362\/7518522\/07518526.pdf?arnumber=7518526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,3]],"date-time":"2022-07-03T19:30:26Z","timestamp":1656876626000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7518526\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/fpga4gpc.2016.7518526","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}