{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:18:11Z","timestamp":1730222291089,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/fpl.2008.4629965","type":"proceedings-article","created":{"date-parts":[[2008,9,26]],"date-time":"2008-09-26T11:16:55Z","timestamp":1222427815000},"page":"367-372","source":"Crossref","is-referenced-by-count":15,"title":["Generation of partial FPGA configurations at run-time"],"prefix":"10.1109","author":[{"given":"Miguel L.","family":"Silva","sequence":"first","affiliation":[]},{"given":"Joao Canas","family":"Ferreira","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"975","article-title":"automated method to generate bitstream intellectual property cores for virtex fpgas","volume":"3203","author":"horta","year":"2004","journal-title":"ser LNCS"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303106"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639449"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.180"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.29"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/92.974899"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060056"},{"key":"4","first-page":"292","article-title":"partially reconfigurable cores for xilinx virtex","volume":"2438","author":"dyer","year":"2002","journal-title":"ser LNCS"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20000485"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016583"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2006.04.004"}],"event":{"name":"2008 International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2008,9,8]]},"location":"Heidelberg, Germany","end":{"date-parts":[[2008,9,10]]}},"container-title":["2008 International Conference on Field Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625340\/4629890\/04629965.pdf?arnumber=4629965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T11:21:46Z","timestamp":1489749706000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4629965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2008.4629965","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}