{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:27:07Z","timestamp":1729618027267,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/fpl.2014.6927477","type":"proceedings-article","created":{"date-parts":[[2014,10,22]],"date-time":"2014-10-22T21:13:21Z","timestamp":1414012401000},"page":"1-7","source":"Crossref","is-referenced-by-count":3,"title":["Secure partial dynamic reconfiguration with unsecured external memory"],"prefix":"10.1109","author":[{"given":"Hirak","family":"Kashyap","sequence":"first","affiliation":[]},{"given":"Ricardo","family":"Chaves","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/FPT.2005.1568540"},{"key":"17","doi-asserted-by":"crossref","first-page":"142","DOI":"10.1007\/3-540-44687-7_15","article-title":"Secure configuration of field programmable gate arrays","author":"kean","year":"2001","journal-title":"Field-Programmable Logic and Applications"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/RECONFIG.2005.7"},{"key":"15","first-page":"292","article-title":"Volatile FPGA design security - A survey","author":"drimer","year":"2008","journal-title":"IEEE Computer Society Annual Volume"},{"key":"16","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1109\/FPL.2008.4629951","article-title":"Secure FPGA configuration architecture preventing system downgrade","author":"badrignans","year":"2008","journal-title":"Field Programmable Logic and Applications 2008 FPL 2008 International Conference on"},{"year":"2012","journal-title":"Partial Reconfiguration User Guide UG702","key":"13"},{"year":"2002","author":"geier","journal-title":"802 11 WEP Concepts and Vulnerability","key":"14"},{"volume":"14","year":"2012","journal-title":"AXI Interconnect (v1 06 a) Xilinx Embedded Development Kit EDK","key":"11"},{"year":"2013","journal-title":"7 Series FPGAs Configuration User Guide ug470","key":"12"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/DATE.2008.4484907"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/FPL.2008.4629910"},{"key":"22","first-page":"79","article-title":"Tackling the security issues of FPGA partial reconfiguration with physical unclonable functions","author":"hori","year":"2012","journal-title":"Proc Eng of Reconfigurable Systems and Algorithms (ERSA2001)"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/FPT.2005.1568588"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1109\/ReConFig.2012.6416790"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1504\/IJCCBS.2010.031707"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1109\/IPDPS.2006.1639441"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1109\/ReConFig.2008.17"},{"key":"3","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1007\/11894063_25","article-title":"Offline hardware\/software authentication for reconfigurable platforms","author":"simpson","year":"2006","journal-title":"Cryptographic Hardware and Embedded Systems-CHES"},{"key":"2","article-title":"Security for volatile FPGAs","author":"drimer","year":"2009","journal-title":"Rapport Technique UCAMCLTR- 763"},{"year":"2012","journal-title":"MicroBlaze Processor Reference Guide UG081","key":"10"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1145\/1015047.1015052"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/ReConFig.2013.6732330"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1007\/978-3-642-00641-8_8"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ReCoSoC.2011.5981501"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/TIFS.2011.2169667"},{"key":"9","first-page":"2333","article-title":"Bitstream protection in dynamic partial reconfiguration systems using authenticated encryption","volume":"96","author":"yohei","year":"2013","journal-title":"IEICE Transactions on Information and Systems"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/FPL.2012.6339241"}],"event":{"name":"2014 24th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2014,9,2]]},"location":"Munich, Germany","end":{"date-parts":[[2014,9,4]]}},"container-title":["2014 24th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6913605\/6927322\/06927477.pdf?arnumber=6927477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T22:53:17Z","timestamp":1498171997000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6927477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/fpl.2014.6927477","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}