{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:20:27Z","timestamp":1730222427313,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/fpl.2015.7293747","type":"proceedings-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T21:58:09Z","timestamp":1444341489000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["Significant papers from the first 25 years of the FPL conference"],"prefix":"10.1109","author":[{"given":"Philip H.W.","family":"Leong","sequence":"first","affiliation":[{"name":"The University of Sydney, Australia"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[{"name":"Keio University, Japan"}]},{"given":"Jason","family":"Anderson","sequence":"additional","affiliation":[{"name":"University of Toronto, Canada"}]},{"given":"Koen","family":"Bertels","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Netherlands"}]},{"given":"Jo\u00e3o M.P.","family":"Cardoso","sequence":"additional","affiliation":[{"name":"Universidade do Porto, Portugal"}]},{"given":"Oliver","family":"Diessel","sequence":"additional","affiliation":[{"name":"University of NSW, Australia"}]},{"given":"Guy","family":"Gogniat","sequence":"additional","affiliation":[{"name":"University of South Brittany, France"}]},{"given":"Mike","family":"Hutton","sequence":"additional","affiliation":[{"name":"Altera Corp, San Jose, USA"}]},{"given":"JunKyu","family":"Lee","sequence":"additional","affiliation":[{"name":"The University of Sydney, Australia"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[{"name":"Imperial College London, UK"}]},{"given":"Patrick","family":"Lysaght","sequence":"additional","affiliation":[{"name":"Xilinx Research Labs, San Jose, USA"}]},{"given":"Marco","family":"Platzner","sequence":"additional","affiliation":[{"name":"University of Paderborn, Germany"}]},{"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[{"name":"University of Southern California, USA"}]},{"given":"Tero","family":"Rissa","sequence":"additional","affiliation":[{"name":"Nokia, Finland"}]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Italy"}]},{"given":"Hayden","family":"So","sequence":"additional","affiliation":[{"name":"University of Hong Kong, Hong Kong"}]},{"family":"Yu Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1007\/978-3-540-30117-2_17","article-title":"A dual-VDD low power FPGA architecture","volume":"3203","author":"gayasen","year":"2004","journal-title":"Field Programmable Logic and Application"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1007\/3-540-46117-5_43","article-title":"Granidt: Towards gigabit rate network intrusion detection technology","volume":"2438","author":"gokhale","year":"2002","journal-title":"Field-Programmable Logic and Applications Reconfigurable Computing Is Going Mainstream"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380646"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-48302-1_3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272543"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515726"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1109\/FPL.2008.4629918","article-title":"ReCoBus-Builder: a novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs","author":"koch","year":"2008","journal-title":"Field Programmable Logic and Applications 2008 FPL 2008 International Conference on"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311188"},{"key":"ref18","first-page":"82","article-title":"Dynamic reconfiguration of FPGAs","author":"lysaght","year":"0","journal-title":"Selected papers from the Oxford 1993 international workshop on field programmable logic and applications on More FPGAs"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"595","DOI":"10.1007\/978-3-540-45234-8_58","article-title":"Networks on chip as hardware components of an OS for reconfigurable systems","volume":"2778","author":"marescaux","year":"2003","journal-title":"Field Programmable Logic and Application"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: a new packing, placement and routing tool for FPGA research","volume":"1304","author":"betz","year":"1997","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1007\/978-3-540-45234-8_37","article-title":"A Smith-Waterman systolic cell","volume":"2778","author":"yu","year":"2003","journal-title":"Field Programmable Logic and Application"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.84"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"605","DOI":"10.1007\/3-540-44614-1_65","article-title":"Stream computations organized for reconfigurable execution (SCORE)","volume":"1896","author":"caspi","year":"2000","journal-title":"Field-Programmable Logic and Applications The Roadmap to Reconfigurable Computing"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1007\/3-540-61730-2_35","article-title":"A virtual hardware operating system for the Xilinx XC6200","volume":"1142","author":"brebner","year":"1996","journal-title":"Field-Programmable Logic Smart Applications New Paradigms and Compilers"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1007\/978-3-540-45234-8_16","article-title":"Virtualizing hardware with multi-context reconfigurable arrays","volume":"2778","author":"enzler","year":"2003","journal-title":"Field Programmable Logic and Application"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1007\/3-540-61730-2_13","article-title":"Rapid reconfigurable pipelined datapath","volume":"1142","author":"ebeling","year":"1996","journal-title":"Field-Programmable Logic Smart Applications New Paradigms and Compilers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272532"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645508"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645496"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","article-title":"ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix","volume":"2778","author":"mei","year":"2003","journal-title":"Field Programmable Logic and Application"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1007\/3-540-60294-1_123","article-title":"An assessment of the suitability of FPGA-based systems for use in digital signal processing","volume":"975","author":"petersen","year":"1995","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44614-1_64"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1007\/3-540-44614-1_13","article-title":"Multitasking on FPGA coprocessors","volume":"1896","author":"simmler","year":"2000","journal-title":"Field-Programmable Logic and Applications The Roadmap to Reconfigurable Computing"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"312","DOI":"10.1007\/3-540-46117-5_33","article-title":"A flexible power model for FPGAs","volume":"2438","author":"poon","year":"2002","journal-title":"Field-Programmable Logic and Applications Reconfigurable Computing Is Going Mainstream"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"719","DOI":"10.1007\/978-3-540-30117-2_73","article-title":"The impact of pipelining on energy per operation in field-programmable gate arrays","volume":"3203","author":"wilton","year":"2004","journal-title":"Field Programmable Logic and Application"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"880","DOI":"10.1007\/978-3-540-45234-8_85","article-title":"Fast, large-scale string match for a 10Gbps FPGA-based network intrusion detection system","volume":"2778","author":"sourdis","year":"2003","journal-title":"Field Programmable Logic and Application"}],"event":{"name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2015,9,2]]},"location":"London, UK","end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7284611\/7293744\/07293747.pdf?arnumber=7293747","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,3,29]],"date-time":"2023-03-29T18:13:19Z","timestamp":1680113599000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7293747\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/fpl.2015.7293747","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}