{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T19:01:03Z","timestamp":1768071663620,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/fpl.2015.7293960","type":"proceedings-article","created":{"date-parts":[[2015,10,8]],"date-time":"2015-10-08T21:58:09Z","timestamp":1444341489000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["Efficient data-stream management for shared-memory many-core systems"],"prefix":"10.1109","author":[{"given":"Nuno","family":"Neves","sequence":"first","affiliation":[]},{"given":"Pedro","family":"Tomas","sequence":"additional","affiliation":[]},{"given":"Nuno","family":"Roma","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.45"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1145\/500001.500054","article-title":"synthesis of pipelined memory access controllers for streamed data applications on fpga-based computing engines","author":"park","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref10","article-title":"TN-41-01: Calculating Memory System Power for DDR 3","year":"2007","journal-title":"Technical Report Micron Technology Inc"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2013.17"},{"key":"ref11","article-title":"Multicore SIMD ASIP for Next-Generation Sequencing and Alignment Biochip Platforms","author":"neves","year":"2014","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1007\/978-3-642-28365-9_8","article-title":"PPMC: a programmable pattern based memory controller","author":"hussain","year":"2012","journal-title":"Proceedings of the 8th international conference on Reconfigurable Computing architectures tools and applications sere ARC'12"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/13.2.145"},{"key":"ref8","article-title":"LogiCORE IP AXI DMA v6.03a","year":"2012","journal-title":"Xilinx Tech Rep PG021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263657"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2032916"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/83.821744"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540730"}],"event":{"name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","location":"London, United Kingdom","start":{"date-parts":[[2015,9,2]]},"end":{"date-parts":[[2015,9,4]]}},"container-title":["2015 25th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7284611\/7293744\/07293960.pdf?arnumber=7293960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T21:00:23Z","timestamp":1498251623000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7293960\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/fpl.2015.7293960","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}