{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:41:09Z","timestamp":1725680469458},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1109\/icassp.2011.5946824","type":"proceedings-article","created":{"date-parts":[[2011,7,13]],"date-time":"2011-07-13T11:50:30Z","timestamp":1310557830000},"page":"1685-1688","source":"Crossref","is-referenced-by-count":7,"title":["Real-time DVB-S2 LDPC decoding on many-core GPU accelerators"],"prefix":"10.1109","author":[{"given":"Gabriel","family":"Falcao","sequence":"first","affiliation":[]},{"given":"Joao","family":"Andrade","sequence":"additional","affiliation":[]},{"given":"Vitor","family":"Silva","sequence":"additional","affiliation":[]},{"given":"Leonel","family":"Sousa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542330"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-384988-5.00038-3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.66"},{"journal-title":"Digital Video Broadcasting (DVB) Second Generation Framing Structure Channel Coding and Modulation Systems for Broadcasting Interactive Services News Gathering and Other Broad-Band Satellite Applications","year":"2005","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/0471739219"},{"journal-title":"Programming Massively Parallel Processors A Hands-on Approach","year":"2010","author":"kirk","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243816"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.39"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2009.4959658"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090867"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2009.5336268"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2009.5336271"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961141"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref9","article-title":"Memory Access Optimized Implementation of Cyclic and Quasi-Cyclic LDPC Codes on a GPGPU","author":"ji","year":"2010","journal-title":"Journal of Signal Processing Systems"}],"event":{"name":"ICASSP 2011 - 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)","start":{"date-parts":[[2011,5,22]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2011,5,27]]}},"container-title":["2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5916934\/5946226\/05946824.pdf?arnumber=5946824","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:49:01Z","timestamp":1490075341000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5946824\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icassp.2011.5946824","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]}}}