{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:00:47Z","timestamp":1758124847312},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icecs.1998.813943","type":"proceedings-article","created":{"date-parts":[[2002,11,27]],"date-time":"2002-11-27T19:47:13Z","timestamp":1038426433000},"page":"95-98","source":"Crossref","is-referenced-by-count":6,"title":["Timing analysis using propositional satisfiability"],"prefix":"10.1109","volume":"3","author":[{"given":"L.G.","family":"Silva","sequence":"first","affiliation":[]},{"given":"J.M.","family":"Silva","sequence":"additional","affiliation":[]},{"given":"L.M.","family":"Silveira","sequence":"additional","affiliation":[]},{"given":"K.A.","family":"Skallah","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.205001"},{"key":"ref3","article-title":"A Neutral List of 10 Combinational Benchmark Circuits and a Target Translator in FORTRAN","author":"brglez","year":"1985","journal-title":"International Symposium on Circuits and Systems"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408815"},{"journal-title":"?Efficient Generation of Test Patterns Using Boolean Satisfiability ?","year":"1990","author":"larrabee","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569607"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.251156"},{"key":"ref12","article-title":"Realistic Delay Modeling in Satisfiability-Based Timing Analysis","author":"silva","year":"1998","journal-title":"Proceedings of the International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185225"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3960-5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580054"},{"journal-title":"Logic Synthesis and Optimization","year":"1993","author":"mcgeer","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386424"}],"event":{"name":"1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology","acronym":"ICECS-98","location":"Lisboa, Portugal"},"container-title":["1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6599\/17618\/00813943.pdf?arnumber=813943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,9]],"date-time":"2017-03-09T16:58:23Z","timestamp":1489078703000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/813943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icecs.1998.813943","relation":{},"subject":[]}}