{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,3]],"date-time":"2025-03-03T00:10:11Z","timestamp":1740960611640,"version":"3.38.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/icenco.2010.5720420","type":"proceedings-article","created":{"date-parts":[[2011,2,24]],"date-time":"2011-02-24T21:06:10Z","timestamp":1298581570000},"page":"26-28","source":"Crossref","is-referenced-by-count":0,"title":["Experimental evaluation of all-optical asynchronous and synchronous memories"],"prefix":"10.1109","author":[{"given":"C.","family":"Reis","sequence":"first","affiliation":[]},{"given":"H.","family":"Avramopoulos","sequence":"additional","affiliation":[]},{"given":"N.","family":"Calabretta","sequence":"additional","affiliation":[]},{"given":"Harm J. S.","family":"Dorren","sequence":"additional","affiliation":[]},{"given":"P.","family":"Andre","sequence":"additional","affiliation":[]},{"given":"R.","family":"Dionisio","sequence":"additional","affiliation":[]},{"given":"B.","family":"Neto","sequence":"additional","affiliation":[]},{"given":"A.","family":"Teixeira","sequence":"additional","affiliation":[]},{"given":"A.","family":"Maziotis","sequence":"additional","affiliation":[]},{"given":"Ch.","family":"Kouloumentas","sequence":"additional","affiliation":[]},{"given":"C.","family":"Stamatiadis","sequence":"additional","affiliation":[]},{"given":"M.","family":"Bougioukos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/3.910450"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1364\/OL.30.002861"},{"key":"ref6","first-page":"5","article-title":"All-optical clocked flip-flops exploiting SOA-based ST latches and logic gates","author":"wang","year":"2009","journal-title":"OSC 2009 LNCS 5882"},{"key":"ref5","first-page":"2809","article-title":"A Novel Fiber Delay Line Buffering Architecture for Optical Packet Switching","author":"li","year":"2003","journal-title":"IEEE GLOBECOM"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20062312"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LEOSST.2002.1027578"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"20","DOI":"10.26636\/jtit.2009.1.909","article-title":"All-optical techniques enabling packet switching with label processing and label rewriting","volume":"1","author":"calabretta","year":"2009","journal-title":"Journal of Telecommunications and Information Technology"}],"event":{"name":"2010 International Computer Engineering Conference (ICENCO 2010)","start":{"date-parts":[[2010,12,27]]},"location":"Giza","end":{"date-parts":[[2010,12,28]]}},"container-title":["2010 International Computer Engineering Conference (ICENCO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5714376\/5720412\/05720420.pdf?arnumber=5720420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,2]],"date-time":"2025-03-02T23:42:13Z","timestamp":1740958933000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5720420\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icenco.2010.5720420","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}