{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:18:42Z","timestamp":1725383922266},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1109\/icscs.2009.5412586","type":"proceedings-article","created":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T13:30:12Z","timestamp":1266413412000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Power and delay comparison of binary and quaternary arithmetic circuits"],"prefix":"10.1109","author":[{"given":"Cristiano","family":"Lazzari","sequence":"first","affiliation":[]},{"given":"Paulo","family":"Flores","sequence":"additional","affiliation":[]},{"given":"Jose Carlos","family":"Monteiro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542301"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"ref12","first-page":"532","article-title":"Dag-aware aig rewriting a fresh look at combinational logic synthesis","author":"mishchenko","year":"2006","journal-title":"DAC '06 Proceedings of the 43rd annual conference on Design automation"},{"journal-title":"Microelectronic Circuits","year":"1998","author":"sedra","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1998.679468"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/503057.503058"},{"key":"ref16","first-page":"585","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"2006","journal-title":"International Symposium on Quality Electronic Desion"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1993.343412"},{"key":"ref4","first-page":"56","article-title":"Quaternary look-up tables using voltage-mode CMOS logic design","author":"cunha","year":"2007","journal-title":"ISMVL 2007 37th International Symposium on Multiple-Valued Logic"},{"year":"2009","key":"ref3"},{"key":"ref6","first-page":"340","article-title":"Multiple-valued logic in vlsi: Challenges and opportunities","author":"dubrova","year":"1999","journal-title":"Proceedings of NORCHIP'99"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.874751"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.713314"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745148"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.475711"}],"event":{"name":"2009 3rd International Conference on Signals, Circuits and Systems (SCS 2009)","start":{"date-parts":[[2009,11,6]]},"location":"Medenine, Tunisia","end":{"date-parts":[[2009,11,8]]}},"container-title":["2009 3rd International Conference on Signals, Circuits and Systems (SCS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5400046\/5412201\/05412586.pdf?arnumber=5412586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T22:06:15Z","timestamp":1489874775000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5412586\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icscs.2009.5412586","relation":{},"subject":[],"published":{"date-parts":[[2009,11]]}}}