{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T11:16:16Z","timestamp":1725621376978},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/iolts.2012.6313842","type":"proceedings-article","created":{"date-parts":[[2012,10,10]],"date-time":"2012-10-10T17:03:17Z","timestamp":1349888597000},"page":"61-66","source":"Crossref","is-referenced-by-count":2,"title":["The influence of clock-gating on NBTI-induced delay degradation"],"prefix":"10.1109","author":[{"given":"J.","family":"Pachito","sequence":"first","affiliation":[]},{"given":"C. V.","family":"Martins","sequence":"additional","affiliation":[]},{"given":"J.","family":"Semiao","sequence":"additional","affiliation":[]},{"given":"M.","family":"Santos","sequence":"additional","affiliation":[]},{"given":"I. C.","family":"Teixeira","sequence":"additional","affiliation":[]},{"given":"J. P.","family":"Teixeira","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783784"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560241"},{"year":"0","key":"13"},{"journal-title":"System and Method for Monitoring Reliability of A Digital System","year":"2009","author":"kim","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"12","article-title":"Adaptive error-prediction aging sensor for on-line monitoring of performance errors","author":"martins","year":"2011","journal-title":"Proc of the 26th Conference on Design of Circuits and Integrated Systems (DCIS'11)"},{"key":"3","article-title":"Sleep transistor design and implementation-Simple concepts yet challenges to be optimum","author":"kaijian","year":"2006","journal-title":"Proc IEEE VLSI-DAT"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523226"},{"key":"1","article-title":"Stretching the limits of clock-gating efficiency in server-class processors","author":"hans","year":"2005","journal-title":"11th Int Symp High Performance Computer Architecture (HPCA)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824307"},{"key":"6","first-page":"726","article-title":"NBTI induced performance degradation in logic and memory circuits: How effectively can we approach a reliability solution?","author":"kang","year":"2008","journal-title":"Proc AsiaSouth Pacific Design Autom Conf (ASP-DAC)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2008.155"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013248"}],"event":{"name":"2012 IEEE 18th International On-Line Testing Symposium (IOLTS 2012)","start":{"date-parts":[[2012,6,27]]},"location":"Sitges, Spain","end":{"date-parts":[[2012,6,29]]}},"container-title":["2012 IEEE 18th International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6304844\/6313830\/06313842.pdf?arnumber=6313842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T23:09:22Z","timestamp":1490137762000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6313842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iolts.2012.6313842","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}