{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:35:59Z","timestamp":1729661759104,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/iscas.2009.5118370","type":"proceedings-article","created":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T10:59:27Z","timestamp":1246445967000},"page":"2745-2748","source":"Crossref","is-referenced-by-count":4,"title":["Time precision comparison of digitally controlled delay elements"],"prefix":"10.1109","author":[{"given":"Monica","family":"Figueiredo","sequence":"first","affiliation":[]},{"given":"Rui L.","family":"Aguiar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672552"},{"key":"18","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1023\/A:1008359721539","article-title":"digitally controlled shunt capacitor cmos delay line","volume":"18","author":"andreani","year":"1999","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052467"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810787"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/SSMSD.2001.914938"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052710"},{"year":"0","key":"11"},{"year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807398"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.895326"},{"key":"1","first-page":"81","article-title":"an empirical and analytical comparison of delay elements and a new delay element design","author":"mahapatra","year":"2000","journal-title":"IEEE Computer Society Workshop on VLSI"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-95948-9_15"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.859501"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810030"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.475715"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822890"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1052034"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2005.859063"}],"event":{"name":"2009 IEEE International Symposium on Circuits and Systems - ISCAS 2009","start":{"date-parts":[[2009,5,24]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2009,5,27]]}},"container-title":["2009 IEEE International Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5076158\/5117665\/05118370.pdf?arnumber=5118370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T17:28:59Z","timestamp":1497806939000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5118370\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iscas.2009.5118370","relation":{},"subject":[],"published":{"date-parts":[[2009,5]]}}}