{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:33:04Z","timestamp":1729618384721,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/iscas.2013.6572435","type":"proceedings-article","created":{"date-parts":[[2013,8,14]],"date-time":"2013-08-14T11:40:23Z","timestamp":1376480423000},"page":"2698-2701","source":"Crossref","is-referenced-by-count":4,"title":["A 0.5V 10GHz 8-phase LC-VCO Combining current-reuse and back-gate-coupling techniques consuming 2mW"],"prefix":"10.1109","author":[{"given":"Md Tawfiq","family":"Amin","sequence":"first","affiliation":[]},{"family":"Pui-In Mak","sequence":"additional","affiliation":[]},{"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"490","article-title":"A dual-mode architecture for a phased-array receiver based on injection locking in 0.13 ?m cmos","author":"patnaik","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163553"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494108"},{"key":"1","doi-asserted-by":"crossref","first-page":"1148","DOI":"10.1109\/JSSC.2003.813297","article-title":"A low-phase-noise 5-ghz cmos quadrature vco using superharmonic coupling","volume":"38","author":"gierkink","year":"2003","journal-title":"IEEE J Solid-State Circuits"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804352"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494107"},{"key":"5","first-page":"430","article-title":"A low-phase-noise cmos lc oscillator with a ring structure","author":"kim","year":"2000","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856280"},{"key":"9","doi-asserted-by":"crossref","first-page":"1261","DOI":"10.1109\/JSSC.2007.897169","article-title":"A 1.2-v 37-38.5-ghz eight-phase clock generator in 0.13-?m cmos technology","volume":"42","author":"cho","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234285"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827798"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2007.892988"}],"event":{"name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2013,5,19]]},"location":"Beijing","end":{"date-parts":[[2013,5,23]]}},"container-title":["2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6560459\/6571764\/06572435.pdf?arnumber=6572435","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T13:49:56Z","timestamp":1498052996000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6572435\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iscas.2013.6572435","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}