{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:42:26Z","timestamp":1755999746035},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/iscas.2019.8702538","type":"proceedings-article","created":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T21:02:28Z","timestamp":1556744548000},"source":"Crossref","is-referenced-by-count":6,"title":["Low Energy Heterogeneous Computing with Multiple RISC-V and CGRA Cores"],"prefix":"10.1109","author":[{"given":"Luis","family":"Fiolhais","sequence":"first","affiliation":[]},{"given":"Fernando","family":"Goncalves","sequence":"additional","affiliation":[]},{"given":"Rui P.","family":"Duarte","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Vestias","sequence":"additional","affiliation":[]},{"given":"Jose T.","family":"de Sousa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"The Rocket Chip Generator","author":"asanovi?","year":"2016","journal-title":"Tech Rep UCB\/EECS-2016-17"},{"key":"ref11","year":"2013","journal-title":"OpenRISC Reference Platform System-On-Chip"},{"key":"ref12","first-page":"42","article-title":"Warpbird: an Untethered System on Chip Using RISC-V Cores and the Rocket Chip Infrastructure","author":"fiolhais","year":"2018","journal-title":"Rec"},{"key":"ref13","first-page":"41","article-title":"Compiler for the Versat Architecture","author":"santiago","year":"2017","journal-title":"XIII Jornadas de Sistemas Reconfigurãveis"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056766"},{"key":"ref15","author":"wolf","year":"2015","journal-title":"Picorv32"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref17","year":"0","journal-title":"RISC-V Software Ecosystem Overview"},{"key":"ref18","article-title":"Open On-Chip Debugger","author":"rath","year":"2005","journal-title":"Master’s thesis"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056854"},{"key":"ref4","author":"waterman","year":"2017","journal-title":"The RISC-V Instruction Set Manual Volume I User-Level ISA Version 2 0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6345-1_17"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868647"},{"key":"ref5","article-title":"Versat, a Minimal Coarse-Grain Reconfigurable Array","author":"lopes","year":"2016","journal-title":"Proc of the 12th Int Meeting on High Performance Computing for Computational Science VECPAR"},{"key":"ref8","article-title":"Building Reconfigurable Systems Using Open Source Components","author":"sousa","year":"2014","journal-title":"Rec"},{"key":"ref7","article-title":"Instruction Sets Should be Free: The Case for RISC-V","author":"asanovi?","year":"2014","journal-title":"EECS Department University of California Berkeley Tech Rep UCB\/EECS-2014-146"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2788396"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref20","author":"wang","year":"0","journal-title":"A Survey on Arm Cortex a Processors"},{"key":"ref21","year":"2010","journal-title":"ARM Dolby and Ittiam Collaborate To Bring Optimized Home Audio Solutions To Market"}],"event":{"name":"2019 IEEE International Symposium on Circuits and Systems (ISCAS)","location":"Sapporo, Japan","start":{"date-parts":[[2019,5,26]]},"end":{"date-parts":[[2019,5,29]]}},"container-title":["2019 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8682239\/8702066\/08702538.pdf?arnumber=8702538","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:10:35Z","timestamp":1657854635000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8702538\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iscas.2019.8702538","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}