{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T07:08:30Z","timestamp":1730272110596,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180451","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Hamming-Code Based Fault Detection Design Methodology for Block Ciphers"],"prefix":"10.1109","author":[{"given":"F. E.","family":"Potestad-Ord\u00f3\u0144ez","sequence":"first","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla\/Universidad de Sevilla (IMSE-CNM-CSIC\/US)"}]},{"given":"E.","family":"Tena-S\u00e1nchez","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla\/Universidad de Sevilla (IMSE-CNM-CSIC\/US)"}]},{"given":"R.","family":"Chaves","sequence":"additional","affiliation":[{"name":"INESC-ID, IST, Universidade de Lisboa"}]},{"given":"M.","family":"Valencia-Barrero","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla\/Universidad de Sevilla (IMSE-CNM-CSIC\/US)"}]},{"given":"A. J.","family":"Acosta-Jim\u00e9nez","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla\/Universidad de Sevilla (IMSE-CNM-CSIC\/US)"}]},{"given":"C. J.","family":"Jim\u00e9nez-Fern\u00e1ndez","sequence":"additional","affiliation":[{"name":"Instituto de Microelectrónica de Sevilla\/Universidad de Sevilla (IMSE-CNM-CSIC\/US)"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_7"},{"key":"ref11","first-page":"77","article-title":"Two methods of rijndael imple-´ mentation in reconfigurable hardware","author":"fischer","year":"2001","journal-title":"International Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639441"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.41"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1109\/TC.2006.90","article-title":"Simple Error Detection Methods for Hardware Implementation of Advanced Encryption Standard","volume":"55","author":"yen","year":"2006","journal-title":"IEEE Transactions on Computers"},{"key":"ref15","first-page":"572","article-title":"Parity-based fault detection architecture of S-box for advanced encryption standard","author":"kermani","year":"2006","journal-title":"IEEE Int Symp Defect and Fault Tolerance in VLSI Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031651"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311880"},{"key":"ref18","first-page":"730","article-title":"High performance and reliable fault detection scheme for the advanced encryption standard","volume":"8","author":"mestiri","year":"2013","journal-title":"International Review on Computers & Software (IRECOS’13)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804378"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387397"},{"article-title":"AES proposal: Rijndael","year":"1999","author":"daemen","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.05.010"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45203-4_23"},{"key":"ref7","first-page":"27","article-title":"Dfa on aes","author":"giraud","year":"2004","journal-title":"Int Conf on Adv Encryp Standard"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513109"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs:20060163"},{"key":"ref9","article-title":"Incremental fault analysis: Relaxing the fault model of differential fault attacks","author":"pogue","year":"2019","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1109\/ISCAS.2008.4541400","article-title":"A faulttolerant, DFA-resistant AES core","author":"moratelli","year":"2008","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS’08)"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180451.pdf?arnumber=9180451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T20:59:03Z","timestamp":1705352343000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180451\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180451","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}