{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:40:39Z","timestamp":1725702039556},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/iscas45731.2020.9180673","type":"proceedings-article","created":{"date-parts":[[2020,9,29]],"date-time":"2020-09-29T13:22:27Z","timestamp":1601385747000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Method for the Realization of Complex Logic Functions using Switching Lattices"],"prefix":"10.1109","author":[{"given":"Levent","family":"Aksoy","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, Istanbul Technical University, 34469, Maslak, Istanbul, Turkey"}]},{"given":"Mustafa","family":"Altun","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Istanbul Technical University, 34469, Maslak, Istanbul, Turkey"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.08.002"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2661632"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-2821-6"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.75"},{"key":"ref11","article-title":"Logic synthesis and optimization benchmarks user guide: Version 3.0","author":"yang","year":"1991","journal-title":"MCNC Tech Rep"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714809"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.05.004"},{"key":"ref7","first-page":"1","article-title":"Synthesis of switching lattices of dimensional-reducible boolean functions","author":"bernasconi","year":"2016","journal-title":"International Conference on Very Large Scale Integration"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.08.004"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.170"},{"key":"ref9","article-title":"Novel methods for efficient realization of logic functions using switching lattices","author":"aksoy","year":"2019","journal-title":"IEEE Transactions on Computers"}],"event":{"name":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2020,10,12]]},"location":"Seville, Spain","end":{"date-parts":[[2020,10,14]]}},"container-title":["2020 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9179985\/9180369\/09180673.pdf?arnumber=9180673","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,15]],"date-time":"2024-01-15T21:03:41Z","timestamp":1705352621000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180673\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iscas45731.2020.9180673","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}