{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:58:19Z","timestamp":1729616299241,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/iwrsp.2002.1029748","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"130-137","source":"Crossref","is-referenced-by-count":2,"title":["System-level co-synthesis of dataflow dominated applications on reconfigurable hardware\/software architectures"],"prefix":"10.1109","author":[{"given":"M.P.","family":"Vestias","sequence":"first","affiliation":[]},{"given":"H.C.","family":"Neto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1999.794441"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343812"},{"key":"ref12","first-page":"94","article-title":"A New Co-Design Methodology for Embedded Signal Processing Systems","author":"v\u00e9stias","year":"2001","journal-title":"Proceedings of DCIS"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by Simulated Annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/71.207593"},{"journal-title":"A Methodology and Tools to Support the System-Level Design of Digital Signal Processing Applications","year":"2001","author":"v\u00e9stias","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597235"},{"key":"ref3","first-page":"288","article-title":"Communication Synthesis for Distributed Systems","author":"yen","year":"1995","journal-title":"Proc IEEE International Conference on CAD"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643589"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307461"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008899229802"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288561"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.585225"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1016\/0743-7315(92)90017-H","article-title":"SOS: Synthesis of Application-Specific Heterogeneous Multiprocessor Systems","volume":"16","author":"prakash","year":"1992","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"ref9","first-page":"188","article-title":"Embedded System Synthesis under Memory Constraints","author":"madsen","year":"1997","journal-title":"CODES\/CACHE"}],"event":{"name":"13th IEEE International Workshop on Rapid System Prototyping","acronym":"IWRSP-02","location":"Darmstadt, Germany"},"container-title":["Proceedings 13th IEEE International Workshop on Rapid System Prototyping"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8003\/22125\/01029748.pdf?arnumber=1029748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:42:30Z","timestamp":1497552150000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1029748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iwrsp.2002.1029748","relation":{},"subject":[]}}