{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,28]],"date-time":"2026-04-28T15:07:11Z","timestamp":1777388831375,"version":"3.51.4"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/jssc.2010.2048498","type":"journal-article","created":{"date-parts":[[2010,6,15]],"date-time":"2010-06-15T18:13:07Z","timestamp":1276625587000},"page":"1111-1121","source":"Crossref","is-referenced-by-count":668,"title":["A 10-bit 100-MS\/s Reference-Free SAR ADC in 90 nm CMOS"],"prefix":"10.1109","volume":"45","author":[{"given":"Yan","family":"Zhu","sequence":"first","affiliation":[]},{"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[]},{"given":"U-Fat","family":"Chio","sequence":"additional","affiliation":[]},{"given":"Sai-Weng","family":"Sin","sequence":"additional","affiliation":[]},{"given":"Seng-Pan","family":"U","sequence":"additional","affiliation":[]},{"given":"Rui Paulo","family":"Martins","sequence":"additional","affiliation":[]},{"given":"Franco","family":"Maloberti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"246","article-title":"a 65 fj\/conversion-step 0-to-50 ms\/s 0-to-0.7 mw 9 b charge-sharing sar adc in 90 nm digital cmos","author":"craninckx","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"238","article-title":"an 820 <ref_formula> <tex notation=\"tex\">$\\mu{\\hbox {w}}$<\/tex><\/ref_formula> 9 b 40 ms\/s noise-tolerant dynamic-sar adc in 90 nm digital cmos","author":"giannini","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"236","article-title":"a 0.92 mw 10-bit 50-ms\/s sar adc in 0.13 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos process","author":"liu","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref13","first-page":"244","article-title":"a 1.9 <ref_formula> <tex notation=\"tex\">$\\mu{\\hbox {w}}$<\/tex><\/ref_formula> 4.4 fj\/conversion-step 10 b 1 ms\/s charge-redistribution adc","author":"elzakker","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464555"},{"key":"ref15","first-page":"542","article-title":"a 32 mw 1.25 gs\/s 6 b 2 b\/step sar adc in 0.13 <ref_formula> <tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos","author":"cao","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","first-page":"574","article-title":"a 6 b 600 ms\/s 5.3 mw asynchronous adc in 0.13 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos","author":"chen","year":"2006","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","first-page":"82","article-title":"a 600 ms\/s 30 mw 0.13 <ref_formula> <tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos adc array achieving over 60 db sfdr with adaptive digital equalization","author":"liu","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280859"},{"key":"ref19","first-page":"242","article-title":"a 1.3 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {w}}$<\/tex><\/ref_formula> 0.6 v 8.7-enob successive approximation adc in a 0.18 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex><\/ref_formula> cmos","author":"lee","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891683"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914253"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891718"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696121"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234320"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586015"},{"key":"ref7","first-page":"218","article-title":"a fully-differential zero-crossing-based 1.2 v 10 b 26 ms\/s pipelined adc in 65 nm cmos","author":"shin","year":"2008","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891683"},{"key":"ref9","first-page":"164","article-title":"a 50 ms\/s 9.9 mw pipeline adc with 58 db sndr in 0.18 <ref_formula><tex notation=\"tex\">$\\mu{\\hbox {m}}$<\/tex> <\/ref_formula> cmos using capacitive charge-pumps","author":"ahmed","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328168"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref22","first-page":"246","article-title":"a 9.4-enob 1 v 3.8 <ref_formula> <tex notation=\"tex\">$\\mu{\\hbox {w}}$<\/tex><\/ref_formula> 100 ks\/s sar adc with time-domain comparator","author":"agnes","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425772"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342249"},{"key":"ref23","first-page":"642","article-title":"a power-efficient capacitor structure for high-speed charge recycling sar adcs","author":"zhu","year":"2008","journal-title":"Proc IEEE ICECS"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746232"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889372"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/5482512\/05482529.pdf?arnumber=5482529","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:52Z","timestamp":1633913032000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5482529\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":28,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2010.2048498","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,6]]}}}