{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T10:33:38Z","timestamp":1773138818389,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/jssc.2012.2214181","type":"journal-article","created":{"date-parts":[[2012,9,24]],"date-time":"2012-09-24T22:45:00Z","timestamp":1348526700000},"page":"2763-2772","source":"Crossref","is-referenced-by-count":85,"title":["An 8-b 400-MS\/s 2-b-Per-Cycle SAR ADC With Resistive DAC"],"prefix":"10.1109","volume":"47","author":[{"family":"Hegong Wei","sequence":"first","affiliation":[]},{"family":"Chi-Hang Chan","sequence":"additional","affiliation":[]},{"family":"U-Fat Chio","sequence":"additional","affiliation":[]},{"family":"Sai-Weng Sin","sequence":"additional","affiliation":[]},{"family":"Seng-Pan U","sequence":"additional","affiliation":[]},{"given":"R. P.","family":"Martins","sequence":"additional","affiliation":[]},{"given":"F.","family":"Maloberti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1052051"},{"key":"ref11","author":"murmann","year":"0","journal-title":"ADC Performance Survey 19972011"},{"key":"ref12","first-page":"242","article-title":"A 150 MS\/s 133 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/formula> 7 b ADC in 90 nm digital CMOS using a comparator-based asynchronous binary-search sub-ADC","author":"van der plas","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref13","first-page":"386","article-title":"A 10 b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357202"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889372"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523152"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696294"},{"key":"ref19","first-page":"392","article-title":"A voltage-controlled capacitance offset calibration technique for high resolution dynamic comparator","author":"chan","year":"2009","journal-title":"Proc Int SoC Design Conf"},{"key":"ref28","first-page":"1","article-title":"A 9.15 mW 0.22 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\hbox {mm}}^{2}$<\/tex><\/formula> 10 b 204 MS\/s pipelined SAR ADC in 65 nm CMOS","author":"jeon","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref4","first-page":"2350","article-title":"A 6 b 600 MS\/s 5.3 mW asynchronous ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex> <\/formula> CMOS","author":"chen","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref27","first-page":"268","article-title":"A rReconfigurable 1 GSps to 250 MSps, 7-bit to 9-bit highly time-interleaved counter ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/formula> CMOS","author":"danesh","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref3","first-page":"384","article-title":"A 10 b 50 MS\/s 820 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/formula> SAR ADC with on-chip digital calibration","author":"yoshioka","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"188","article-title":"0.024 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\hbox {mm}}^{2}$<\/tex><\/formula> 8 b 400 MS\/s SAR ADC with 2 b\/cycle and resistive DAC in 65 nm CMOS","author":"wei","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref29","first-page":"386","article-title":"A 10 b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"542","article-title":"A 32 mW 1.25 GS\/s 6 b 2 b\/step SAR ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/formula> CMOS","author":"cao","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.962302"},{"key":"ref7","author":"razavi","year":"1995","journal-title":"Principles of Data Conversion System Design"},{"key":"ref2","first-page":"246","article-title":"A 65 fJ\/conversion-step 0-to-50 Ms\/s 0-to-0.7 mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS","author":"craninckx","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.890289"},{"key":"ref1","first-page":"244","article-title":"A 1.9 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/formula> 4.4 fJ\/conversion-step 10 b 1 MS\/s charge-redistribution ADC","author":"van elzakker","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.364429"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031044"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780611"},{"key":"ref24","first-page":"82","article-title":"A 600 MS\/s 30 mW 0.13 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu{\\hbox {m}}$<\/tex><\/formula> CMOS ADC array achieving Over 60 dB SFDR with adaptive digital equalization","author":"liu","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052232"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373493"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523302"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/6339059\/06311441.pdf?arnumber=6311441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:32Z","timestamp":1633909892000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6311441\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":29,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2012.2214181","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,11]]}}}