{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,2]],"date-time":"2025-10-02T05:46:34Z","timestamp":1759383994276},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/jssc.2013.2264617","type":"journal-article","created":{"date-parts":[[2013,6,11]],"date-time":"2013-06-11T18:02:24Z","timestamp":1370973744000},"page":"2154-2169","source":"Crossref","is-referenced-by-count":17,"title":["A 5-Bit 1.25-GS\/s 4x-Capacitive-Folding Flash ADC in 65-nm CMOS"],"prefix":"10.1109","volume":"48","author":[{"family":"Chi-Hang Chan","sequence":"first","affiliation":[]},{"family":"Yan Zhu","sequence":"additional","affiliation":[]},{"family":"Sai-Weng Sin","sequence":"additional","affiliation":[]},{"family":"Seng-Pan U","sequence":"additional","affiliation":[]},{"given":"Rui Paulo","family":"Martins","sequence":"additional","affiliation":[]},{"given":"Franco","family":"Maloberti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001936"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1511-4"},{"key":"ref12","first-page":"73","article-title":"A 4.8-bit ENOB 5-bit 500 MS\/s binary-search ADC with minimized number of comparators","author":"wong","year":"2011","journal-title":"Proc Asian Solid-State Circuits Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523147"},{"key":"ref14","first-page":"80","article-title":"A 5 b 800 MS\/s 2 mW asynchronous binary-search ADC in 65 nm CMOS","author":"lin","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2012449"},{"key":"ref16","first-page":"566","article-title":"A 0.16 pJ\/Conversion-Step 2.5 mW 1.25 GS\/s 4b ADC in a 90 nm digital CMOS process","author":"van der plas","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref17","first-page":"86","article-title":"A 3.8 mW 8 b 1 GS\/s 2b\/cycle interleaving SAR ADC with compact DAC structure","author":"chan","year":"2012","journal-title":"VLSI Circuits Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014701"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref4","first-page":"151","article-title":"10 b 200 MS\/s pipelined folding ADC with offset calibration","author":"hsu","year":"2007","journal-title":"Proc IEEE Eur Solid State Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032634"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.1013862"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3768-4"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2061611"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2090159"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042249"},{"key":"ref1","article-title":"34 fJ 10b 500 MS\/s partial-interleaving pipelined SAR ADC","author":"zhu","year":"2012","journal-title":"VLSI Circuits Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1499","DOI":"10.1109\/JSSC.2005.847215","article-title":"A 6-bit 1.2-GS\/s low-power flash-ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>m digital CMOS technology","volume":"40","author":"sander","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328148"},{"key":"ref21","first-page":"1","article-title":"Single-channel, 1.25-GS\/s, 6-bit, loop-unrolled asynchronous SAR-ADC in 40 nm-CMOS","author":"liu","year":"2010","journal-title":"Proc IEEE Custom Integrated Circuits Conf"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/6583962\/06529171.pdf?arnumber=6529171","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:42Z","timestamp":1638217722000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6529171\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":21,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2013.2264617","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}