{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:04:49Z","timestamp":1729659889213,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1109\/lascas.2016.7451030","type":"proceedings-article","created":{"date-parts":[[2016,4,14]],"date-time":"2016-04-14T16:19:48Z","timestamp":1460650788000},"page":"143-146","source":"Crossref","is-referenced-by-count":2,"title":["RNS reverse converters for moduli sets with dynamic ranges of 9n-bit"],"prefix":"10.1109","author":[{"given":"Hector","family":"Pettenghi","sequence":"first","affiliation":[]},{"given":"Roberto","family":"de Matos","sequence":"additional","affiliation":[]},{"given":"Amir","family":"Molahosseini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2026681"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220460"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2286433"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.250610"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.26"},{"article-title":"Binary Adder Architectures for Cell-Based VLSI and Their Synthesis","year":"1997","author":"zimmermann","key":"ref15"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"673","DOI":"10.1109\/12.863036","article-title":"High-Speed Parallel-Prefix Modulo $2^{n-1}$ Adders","volume":"49","author":"kalampoukas","year":"2000","journal-title":"IEEE Transactions on Computers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895369"},{"journal-title":"UMC high density standards cells library 90nm CMOS process","year":"2010","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895515"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060059"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.890623"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1587\/elex.5.672"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840400"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1998.665223"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.1011216"},{"journal-title":"Residue Arithmetic and its Applications to Computer Technology","year":"1967","author":"szabo","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2188456"}],"event":{"name":"2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2016,2,28]]},"location":"Florianopolis","end":{"date-parts":[[2016,3,2]]}},"container-title":["2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7447194\/7450986\/07451030.pdf?arnumber=7451030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T07:00:50Z","timestamp":1498287650000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7451030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/lascas.2016.7451030","relation":{},"subject":[],"published":{"date-parts":[[2016,2]]}}}