{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:03:52Z","timestamp":1725678232008},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/lascas.2019.8667593","type":"proceedings-article","created":{"date-parts":[[2019,3,19]],"date-time":"2019-03-19T01:40:27Z","timestamp":1552959627000},"page":"61-64","source":"Crossref","is-referenced-by-count":1,"title":["Introducing Asymmetry in a CMOS Latch to Obtain Inherent Power-On-Reset Behavior"],"prefix":"10.1109","author":[{"given":"Fabian L.","family":"Cabrera","sequence":"first","affiliation":[]},{"given":"F.","family":"Rangel de Sousa","sequence":"additional","affiliation":[]},{"given":"Hector","family":"Pettenghi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICSENS.2010.5690586"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2483062"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831471"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2505961"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816139"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203474"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2016.7833428"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDV.2017.8188637"}],"event":{"name":"2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)","start":{"date-parts":[[2019,2,24]]},"location":"Armenia, Colombia","end":{"date-parts":[[2019,2,27]]}},"container-title":["2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8666669\/8667535\/08667593.pdf?arnumber=8667593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,15]],"date-time":"2022-07-15T03:14:07Z","timestamp":1657854847000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8667593\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/lascas.2019.8667593","relation":{},"subject":[],"published":{"date-parts":[[2019,2]]}}}