{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:40:11Z","timestamp":1745386811096,"version":"3.40.4"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T00:00:00Z","timestamp":1740441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,2,25]]},"DOI":"10.1109\/lascas64004.2025.10966345","type":"proceedings-article","created":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:37:30Z","timestamp":1745343450000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Single-Pass Critical Input Vectors Detection"],"prefix":"10.1109","author":[{"given":"Jo\u00e3o","family":"Machado","sequence":"first","affiliation":[{"name":"Federal University of Pelotas - Technological Development Center,Pelotas,Brazil"}]},{"given":"Matheus","family":"Pontes","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas - Technological Development Center,Pelotas,Brazil"}]},{"given":"Paulo","family":"Flores","sequence":"additional","affiliation":[{"name":"INESC-ID, Instituto Superior Técnico, ULisboa,Portugal"}]},{"given":"Paulo","family":"Butzen","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul,Electrical Engineering Department,Porto Alegre,Brazil"}]},{"given":"Leomar","family":"Rosa","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas - Technological Development Center,Pelotas,Brazil"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3237885"},{"key":"ref2","first-page":"1","article-title":"Methods and Metrics for Reliability Assessment","volume-title":"Fault-Tolerant Distributed Algorithms on VLSI Chips, ser. Dagstuhl Seminar Proceedings (DagSemProc)","volume":"8371","author":"de Barros-Naviner","year":"2009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3323772"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3334390"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.22360\/summersim.2016.scsc.024"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3372461"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2022.3197787"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-020-01588-3"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1586","DOI":"10.1016\/j.microrel.2008.07.002","article-title":"Signal probability for reliability evaluation of logic circuits","volume":"48","author":"Franco","year":"2008","journal-title":"Microelectron. Reliab."},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2315633"},{"issue":"2","key":"ref11","first-page":"468","article-title":"Reliability evaluation of logic circuits using probabilistic gate models","volume-title":"Microelectronics Reliability","volume":"51","author":"Han","year":"2011"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/date.2005.47"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2458868"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2011.45"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s42514-020-00058-1"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.22360\/summersim.2016.scsc.024"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2023.3323772"},{"journal-title":"Evaluating circuit reliability under probabilistic gate-level fault models","year":"2003","author":"Patel","key":"ref18"}],"event":{"name":"2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)","start":{"date-parts":[[2025,2,25]]},"location":"Bento Gon\u00e7alves, Brazil","end":{"date-parts":[[2025,2,28]]}},"container-title":["2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10966227\/10966228\/10966345.pdf?arnumber=10966345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:20:06Z","timestamp":1745385606000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10966345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,25]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/lascas64004.2025.10966345","relation":{},"subject":[],"published":{"date-parts":[[2025,2,25]]}}}