{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T18:19:33Z","timestamp":1775326773569,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2011,1,1]],"date-time":"2011-01-01T00:00:00Z","timestamp":1293840000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Circuits Syst. Mag."],"published-print":{"date-parts":[[2011]]},"DOI":"10.1109\/mcas.2011.942067","type":"journal-article","created":{"date-parts":[[2011,8,25]],"date-time":"2011-08-25T20:42:08Z","timestamp":1314304928000},"page":"26-37","source":"Crossref","is-referenced-by-count":62,"title":["Clock Jitter Effects on Sampling: A Tutorial"],"prefix":"10.1109","volume":"11","author":[{"given":"Carlos","family":"Azeredo-Leme","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.807265"},{"key":"ref11","article-title":"Impact of sampling-clock spurs on ADC performance","author":"neu","year":"2009","journal-title":"Analog Applicat J 3Q"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2002.802353"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.802343"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.585289"},{"key":"ref4","article-title":"Understanding clock jitter effects on data converter performance and how to minimize them","author":"mota","year":"0","journal-title":"Synopsys Inc White Paper"},{"key":"ref3","article-title":"Little known characteristics of phase noise","author":"simon","year":"0","journal-title":"Analog Devices Application note AN-741"},{"key":"ref6","article-title":"Sampled systems and the effects of clock phase noise and jitter","author":"brannon","year":"0","journal-title":"Analog Devices Application Note AN-756"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.856893"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.826814"},{"key":"ref7","article-title":"Converting oscillator phase noise to time jitter","author":"kester","year":"0","journal-title":"Analog devices tutorials MT-008"},{"key":"ref2","article-title":"Understanding the effects of clock jitter on high speed ADCs","author":"redmayne","year":"0","journal-title":"Linear Technology Design note 1013"},{"key":"ref1","article-title":"Aperture uncertainty and ADC system performance","author":"brannon","year":"0","journal-title":"Analog Devices Application note AN-501"},{"key":"ref9","article-title":"Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers","author":"kundert","year":"0","journal-title":"The Designer's Guide Community"}],"container-title":["IEEE Circuits and Systems Magazine"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7384\/5995850\/05995856.pdf?arnumber=5995856","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:11Z","timestamp":1642004471000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5995856\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"references-count":14,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/mcas.2011.942067","relation":{},"ISSN":["1531-636X"],"issn-type":[{"value":"1531-636X","type":"print"}],"subject":[],"published":{"date-parts":[[2011]]}}}