{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T22:27:10Z","timestamp":1759184830912,"version":"3.38.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2003,3,1]],"date-time":"2003-03-01T00:00:00Z","timestamp":1046476800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Des. Test. Comput."],"published-print":{"date-parts":[[2003,3]]},"DOI":"10.1109\/mdt.2003.1188264","type":"journal-article","created":{"date-parts":[[2003,3,26]],"date-time":"2003-03-26T21:30:05Z","timestamp":1048714205000},"page":"65-75","source":"Crossref","is-referenced-by-count":33,"title":["Compilation for FPGA-based reconfigurable hardware"],"prefix":"10.1109","volume":"20","author":[{"given":"J.M.P.","family":"Cardoso","sequence":"first","affiliation":[]},{"given":"H.C.","family":"Neto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1s","doi-asserted-by":"publisher","DOI":"10.1109\/2.204677"},{"key":"ref2s","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477419"},{"key":"ref3s","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903391"},{"key":"ref4s","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807557"},{"key":"ref5s","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-64359-1_669"},{"key":"ref6s","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707895"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803669"},{"volume-title":"High-Level Synthesis, Introduction to Chip and System Design","year":"1992","author":"Gajski","key":"ref2"},{"volume-title":"Advanced Compiler Design and Implementation","year":"1997","author":"Muchnick","key":"ref3"},{"volume-title":"The java Virtual Machine Specification","year":"1997","author":"Lindholm","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/71.127258"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803662"}],"container-title":["IEEE Design & Test of Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/54\/26637\/01188264.pdf?arnumber=1188264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T04:14:14Z","timestamp":1742098454000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1188264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,3]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/mdt.2003.1188264","relation":{},"ISSN":["0740-7475"],"issn-type":[{"type":"print","value":"0740-7475"}],"subject":[],"published":{"date-parts":[[2003,3]]}}}