{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T16:13:23Z","timestamp":1740154403433,"version":"3.37.3"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Solid-State Circuits Mag."],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/mssc.2019.2939341","type":"journal-article","created":{"date-parts":[[2020,1,23]],"date-time":"2020-01-23T21:13:21Z","timestamp":1579814001000},"page":"39-52","source":"Crossref","is-referenced-by-count":2,"title":["Yield Analysis for Electrical Circuit Designs: Many Problems and Some Recent Developments in Electronic Engineering"],"prefix":"10.1109","volume":"12","author":[{"given":"Stephan","family":"Weber","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7449-8193","authenticated-orcid":false,"given":"Candido","family":"Duarte","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404895"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1504\/IJQET.2014.059846"},{"journal-title":"MunEDA mocks both Solido HSMC and Cadence SSS for lame Monte Carlo","year":"2017","author":"pronath","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2010.2093581"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2481865"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2313714"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s00158-009-0419-8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/scientificamerican0184-116"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364490"},{"key":"ref7","first-page":"585","article-title":"Circuit optimization driven by worst-case distances","author":"antreich","year":"1991","journal-title":"The Best of ICCAD"},{"key":"ref2","first-page":"50","article-title":"Estimating process capability indices for inaccurate and non-normal data: A systematic literature review","volume":"18","author":"coglio","year":"2017","journal-title":"Quality - Access to Success"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-4465-8"},{"article-title":"Scaled sigma sampling","year":"2013","author":"jallepalli","key":"ref9"}],"container-title":["IEEE Solid-State Circuits Magazine"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4563670\/8967268\/08967306.pdf?arnumber=8967306","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T17:10:32Z","timestamp":1651079432000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8967306\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":13,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/mssc.2019.2939341","relation":{},"ISSN":["1943-0582","1943-0590"],"issn-type":[{"type":"print","value":"1943-0582"},{"type":"electronic","value":"1943-0590"}],"subject":[],"published":{"date-parts":[[2020]]}}}