{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:26:51Z","timestamp":1725413211507},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,8]]},"DOI":"10.1109\/mwscas.2010.5548575","type":"proceedings-article","created":{"date-parts":[[2010,8,19]],"date-time":"2010-08-19T10:51:39Z","timestamp":1282215099000},"page":"117-120","source":"Crossref","is-referenced-by-count":0,"title":["Run-time generation of partial configurations for arithmetic expressions"],"prefix":"10.1109","author":[{"given":"Miguel L.","family":"Silva","sequence":"first","affiliation":[]},{"given":"Joao Canas","family":"Ferreira","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/DAC.2002.1012647","article-title":"Dynamic hardware plugins in an FPGA with partial run-time reconfiguration","author":"horta","year":"2002","journal-title":"Proc 39th Design Automation Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060056"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1504\/IJES.2006.010167"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629919"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311298"},{"journal-title":"Xilinx Virtex-II Platform FPGA User Guide","year":"2007","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629965"},{"key":"ref2","first-page":"415","article-title":"Online routing of reconfigurable functions for future self-adaptive systems - investigations within the &#x00C6;THER project","author":"paulsson","year":"2007","journal-title":"Proc Intl Conf Field Programmable Logic and Appl"},{"journal-title":"Virtex-II Pro and Virtex-II Pro X Platform FPGAs Complete Data Sheet Xilinx","year":"2007","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.55"}],"event":{"name":"2010 53rd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","start":{"date-parts":[[2010,8,1]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2010,8,4]]}},"container-title":["2010 53rd IEEE International Midwest Symposium on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5542407\/5548547\/05548575.pdf?arnumber=5548575","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T08:53:05Z","timestamp":1497862385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5548575\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/mwscas.2010.5548575","relation":{},"subject":[],"published":{"date-parts":[[2010,8]]}}}