{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T11:01:32Z","timestamp":1762340492105,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/primeasia.2011.6075058","type":"proceedings-article","created":{"date-parts":[[2011,11,11]],"date-time":"2011-11-11T13:56:18Z","timestamp":1321019778000},"page":"9-12","source":"Crossref","is-referenced-by-count":2,"title":["A time-efficient dither-injection scheme for pipelined SAR ADC"],"prefix":"10.1109","author":[{"given":"Rui","family":"Wang","sequence":"first","affiliation":[]},{"given":"U-Fat","family":"Chio","sequence":"additional","affiliation":[]},{"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Li","family":"Ding","sequence":"additional","affiliation":[]},{"given":"Sai-Weng","family":"Sin","sequence":"additional","affiliation":[]},{"given":"U","family":"Seng-Pan","sequence":"additional","affiliation":[]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Rui Paulo","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.880034"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.545805"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"531","DOI":"10.1109\/TCSII.2003.816921","article-title":"Background calibration techniques for multistage pipelined ADC's with digital redundancy","volume":"50","author":"li","year":"2003","journal-title":"IEEE Trans Circuits Sys II"},{"key":"ref6","first-page":"452","article-title":"A digitally enhanced 1.8V 15b 40MS\/s CMOS pipelined ADC","author":"siragusa","year":"2004","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777253"},{"key":"ref8","first-page":"4041","article-title":"A 10-bit 300MSample\/s Pipelined ADC using Time-Interleaved SAR ADC for Front-End Stages","author":"young-hwa","year":"2010","journal-title":"ISCAS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2006.307510"},{"key":"ref2","first-page":"458","article-title":"A 1.8 V 14 b 10 MS\/s pipelined ADC in 0.18m CMOS with 99 dB SFDR","author":"chiu","year":"2004","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"246","article-title":"A 65 fJ\/conversion-step 0-to-50 MS\/s 0-to-0.7 mW 9 b charge-sharing SAR ADC in 90 nm digital CMOS","author":"craninckx","year":"2007","journal-title":"IEEE ISSCC Dig Tech Paper"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.90028"}],"event":{"name":"Electronics (PrimeAsia)","start":{"date-parts":[[2011,10,6]]},"location":"Macao, China","end":{"date-parts":[[2011,10,7]]}},"container-title":["2011 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6068278\/6075053\/06075058.pdf?arnumber=6075058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T05:33:15Z","timestamp":1497936795000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6075058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/primeasia.2011.6075058","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}