{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:33:20Z","timestamp":1729625600227,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/rtcsa.2013.6732203","type":"proceedings-article","created":{"date-parts":[[2014,2,10]],"date-time":"2014-02-10T16:27:14Z","timestamp":1392049634000},"page":"52-61","source":"Crossref","is-referenced-by-count":2,"title":["Timing analysis of PCM main memory in multicore systems"],"prefix":"10.1109","author":[{"given":"Dakshina","family":"Dasari","sequence":"first","affiliation":[]},{"given":"Vincent","family":"Nelis","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Mosse","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.30"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.40"},{"journal-title":"Technical Report Timing Analysis of Pcm-based Multicore Systems","year":"0","author":"dasari","key":"34"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"journal-title":"Scalable High Performance Main Memory System Using Phase-change Memory Technology","year":"0","author":"qureshi","key":"14"},{"journal-title":"Intel 4 Series Chipset Family Datasheet for the Intel 82Q45 82Q43 82B43 82G45 82G43 82G41 Graphics and Memory Controller Hub (GMCH) and the Intel 82P45 82P43 Memory Controller Hub (MCH)","year":"2010","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.9"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1811212.1811220"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.146"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456951"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2012.212"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-16901-4_3"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456952"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-007-9032-3"},{"journal-title":"Functional safety of electrical\/electronic\/programmable electronic safety-related systems","year":"2010","key":"28"},{"key":"29","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/IPDPS.2004.1303088","article-title":"Worst case execution time prediction by static program analysis","author":"ferdinand","year":"2004","journal-title":"Parallel and Distributed Processing Symposium 2004 Proceedings 18th International"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.40"},{"journal-title":"Market Applications of Phase Change Memory (PCM)","year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.28"},{"journal-title":"Phase Change Memory Altered States","year":"0","key":"1"},{"journal-title":"Static Cache Analysis for Real-time Systems - LRU FIFO PLRU","year":"2012","author":"grund","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.136"},{"journal-title":"Phase Change Memory","year":"0","key":"6"},{"key":"32","first-page":"2201","article-title":"Real-time performance analysis of multiprocessor systems with shared memory","volume":"10","author":"schliecker","year":"2011","journal-title":"ACM Transactions in Embedded Computing Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1028477"},{"journal-title":"Phase Change Memory Will Change Memory System Design","year":"0","author":"handy","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.24"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.24"}],"event":{"name":"2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)","start":{"date-parts":[[2013,8,19]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2013,8,21]]}},"container-title":["2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6720220\/6732192\/06732203.pdf?arnumber=6732203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T07:36:34Z","timestamp":1498116994000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6732203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/rtcsa.2013.6732203","relation":{},"subject":[],"published":{"date-parts":[[2013,8]]}}}