{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:44:04Z","timestamp":1761324244880,"version":"3.28.0"},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T00:00:00Z","timestamp":1564617600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,8]]},"DOI":"10.1109\/rtcsa.2019.8864563","type":"proceedings-article","created":{"date-parts":[[2019,10,14]],"date-time":"2019-10-14T20:26:42Z","timestamp":1571084802000},"page":"1-11","source":"Crossref","is-referenced-by-count":3,"title":["Memory Bandwidth Regulation for Multiframe Task Sets"],"prefix":"10.1109","author":[{"given":"Muhammad Ali","family":"Awan","sequence":"first","affiliation":[]},{"given":"Pedro F.","family":"Souto","sequence":"additional","affiliation":[]},{"given":"Konstantinos","family":"Bletsas","sequence":"additional","affiliation":[]},{"given":"Benny","family":"Akesson","sequence":"additional","affiliation":[]},{"given":"Eduardo","family":"Tovar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2009.31"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-014-9204-x"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9158-9"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008030427220"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/103085.103090"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54999-6_16"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-006-4961-9"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/0166-5316(82)90024-4"},{"key":"ref10","first-page":"55","article-title":"Memguard: Memory bandwidth reservation system for efficient performance isolation in multi -core platforms","author":"yun","year":"2013","journal-title":"Proc IEEE Real-Time and Embedded Technology and Applications Symp"},{"key":"ref40","article-title":"The art of computer systems performance analysis - techniques for experimental design, measurement, simulation, and modeling., ser","author":"jain","year":"1991","journal-title":"Wiley Professional computing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.23"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2425874"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.1999.777448"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/32.637146"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.32"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2014.6871199"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2544350.2544354"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925986"},{"journal-title":"Single core equivalent virtual machines for hard real-timecomputing on multicore processors","year":"2014","author":"sha","key":"ref19"},{"key":"ref28","first-page":"18:1","article-title":"Mixed-Criticality Scheduling with Dynamic Redistribution of Shared Cache","volume":"76","author":"awan","year":"2017","journal-title":"Proceedings of the 29th Euromicro Conference on Real-Time Systems ser Leibniz International Proceedings in Informatics (LIPlcs)"},{"journal-title":"Road Vehicles-Functional Safety","article-title":"ISO","year":"2011","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2018.00022"},{"journal-title":"part 1 - required services ARINC Specification","article-title":"Avionics Application Software Standard Interface","year":"2010","key":"ref3"},{"journal-title":"Functional safety of electrical\/electronic\/programmable electronic safety-related systems","article-title":"IEC","year":"2010","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24310-3_5"},{"journal-title":"Federal Aviation Administration","article-title":"RTCA, Inc., RTCA\/DO-178C. U.S. Dept. of Transportation","year":"2012","key":"ref5"},{"journal-title":"Single core equivalent virtual machines for hard real-timecomputing on multicore processors","year":"2014","author":"sha","key":"ref8"},{"journal-title":"Certification authorities in North and South America Europe and Asia","article-title":"Certification authorities software team (CAST), position paper (CAST-32A) multicore processors","year":"2016","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.20"},{"key":"ref9","first-page":"45","article-title":"Real-time cache management framework for multicore architectures","author":"mancuso","year":"2013","journal-title":"Proc IEEE Real-Time and Embedded Technology and Applications Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2013.6601469"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2425889"},{"key":"ref22","first-page":"3:1","article-title":"WCET Derivation under Single Core Equivalence with Explicit Memory Budget Assignment","volume":"76","author":"mancuso","year":"2017","journal-title":"Proceedings of the 29th Euromicro Conference on Real-Time Systems ser Leibniz International Proceedings in Informatics (LIPIcs)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461339"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2014.12"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-018-9322-y"},{"key":"ref41","first-page":"33","article-title":"Cache-related preemption and migration delays: Empirical approximation and impact on schedulability","author":"bastoni","year":"2010","journal-title":"Proc OSPERT"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00040"},{"key":"ref26","article-title":"Mixed-criticality scheduling with memory bandwidth regulation","author":"awan","year":"2018","journal-title":"Proceedings of the 55th ACM\/IEEE Conference on Design Automation Conference"},{"key":"ref25","first-page":"2:1","article-title":"Worst-case stall analysis for multicore architectures with two memory controllers","volume":"106","author":"awan","year":"2018","journal-title":"Proceedings of the 30th Euromicro Conference on Real-Time Systems ser Leibniz International Proceedings in Informatics (LIPIcs)"}],"event":{"name":"2019 IEEE 25th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)","start":{"date-parts":[[2019,8,18]]},"location":"Hangzhou, China","end":{"date-parts":[[2019,8,21]]}},"container-title":["2019 IEEE 25th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8854249\/8864552\/08864563.pdf?arnumber=8864563","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,14]],"date-time":"2022-07-14T23:21:43Z","timestamp":1657840903000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8864563\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,8]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/rtcsa.2019.8864563","relation":{},"subject":[],"published":{"date-parts":[[2019,8]]}}}