{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:29:09Z","timestamp":1730294949808,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/sbcci.2003.1232822","type":"proceedings-article","created":{"date-parts":[[2004,1,24]],"date-time":"2004-01-24T04:33:03Z","timestamp":1074918783000},"page":"155-159","source":"Crossref","is-referenced-by-count":1,"title":["Exclusion relation of k out of n and the synthesis of speed-independent circuits [asynchronous circuits]"],"prefix":"10.1109","author":[{"given":"A.","family":"Pereira","sequence":"first","affiliation":[]},{"given":"A.R.","family":"Borges","sequence":"additional","affiliation":[]},{"given":"A.","family":"Ferrari","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Concurrent Hardware The Theory and Practice of Self-Timed Design Series in Parallel Computing","year":"1994","author":"kishinevsky","key":"ref4"},{"key":"ref3","first-page":"51","article-title":"Trace theory for automatic hierarchical verification of speed-independent circuits","author":"dill","year":"1988","journal-title":"Advanced Research in VLSI"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.740027"},{"key":"ref8","article-title":"System timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems chapter 7"},{"journal-title":"Asynchronous Circuits with Conflicts a Region-based Synchronous Approach","year":"2003","author":"pereira","key":"ref7"},{"key":"ref2","first-page":"315","article-title":"Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"IEICE Transactions on Information and Systems"},{"journal-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","year":"1987","author":"chu","key":"ref1"}],"event":{"name":"16th Symposium on Integrated Circuits and Systems Design. SBCCI 2003","acronym":"SBCCI-03","location":"Sao Paulo, Brazil"},"container-title":["16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8726\/27627\/01232822.pdf?arnumber=1232822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:36:34Z","timestamp":1489430194000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1232822\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2003.1232822","relation":{},"subject":[]}}