{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:51:38Z","timestamp":1729630298991,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/sbcci.2012.6344443","type":"proceedings-article","created":{"date-parts":[[2012,11,15]],"date-time":"2012-11-15T17:13:49Z","timestamp":1352999629000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Hardware pipelining of runtime-detected loops"],"prefix":"10.1109","author":[{"given":"Joao","family":"Bispo","sequence":"first","affiliation":[]},{"given":"Joao M. P.","family":"Cardoso","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Monteiro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Microblaze Processor Reference Guide v 13.4","author":"xilinx","year":"2011","journal-title":"reference manual"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","article-title":"ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix","author":"mei","year":"2003","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1926367.1926374"},{"key":"ref13","article-title":"DSPstone: A DSP-oriented benchmarking methodology","author":"zivojnovic","year":"1994","journal-title":"Proc Int Conf Signal Process"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.9"},{"article-title":"Computer architecture: a quantitative approach: Morgan Kaufmann","year":"2003","author":"hennessy","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681454"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"445","DOI":"10.1016\/S0927-0507(05)80189-6","article-title":"Chapter 9 Sequencing and scheduling: Algorithms and complexity","volume":"4","author":"lawler","year":"1993","journal-title":"Handbooks of Operations Research and Management Science"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1142980.1142986"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78610-8_13"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/212094.212131"}],"event":{"name":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2012,8,30]]},"location":"Brasilia, Brazil","end":{"date-parts":[[2012,9,2]]}},"container-title":["2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6337025\/6344418\/06344443.pdf?arnumber=6344443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T02:43:53Z","timestamp":1498013033000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6344443\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/sbcci.2012.6344443","relation":{},"subject":[],"published":{"date-parts":[[2012,8]]}}}