{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:30:40Z","timestamp":1753885840939,"version":"3.28.0"},"reference-count":82,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/sies.2013.6601469","type":"proceedings-article","created":{"date-parts":[[2013,9,25]],"date-time":"2013-09-25T18:04:23Z","timestamp":1380132263000},"page":"39-48","source":"Crossref","is-referenced-by-count":36,"title":["Identifying the sources of unpredictability in COTS-based multicore systems"],"prefix":"10.1109","author":[{"given":"Dakshina","family":"Dasari","sequence":"first","affiliation":[]},{"given":"Benny","family":"Akesson","sequence":"additional","affiliation":[]},{"given":"Vincent","family":"Nelis","sequence":"additional","affiliation":[]},{"given":"Muhammad Ali","family":"Awan","sequence":"additional","affiliation":[]},{"given":"Stefan M.","family":"Petters","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"79","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289845"},{"key":"78","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.310"},{"key":"77","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.34"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.9"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.24"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2010.24"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.28"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.146"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456951"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456952"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.32"},{"key":"42","first-page":"101","article-title":"Towards WCET analysis of multicore architectures using UPPAAL","author":"gustavsson","year":"2010","journal-title":"WCET"},{"key":"41","first-page":"22","article-title":"Multicore embedded systems: The timing problem and possible solutions","author":"yi","year":"2010","journal-title":"ICFEM"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2012.212"},{"journal-title":"Optimizing application performance on Intel Core microarchitecture using hardware-implemented prefetchers","year":"0","key":"82"},{"key":"80","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2009.37"},{"key":"81","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2001.934028"},{"journal-title":"Thermal Mechanical Specifications and Design Guidelines (TMSDG)","year":"0","key":"67"},{"volume":"1 2","journal-title":"Desktop 3rd Generation IntelCore Processor Family Datasheet","year":"0","key":"66"},{"key":"69","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012617"},{"key":"68","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/3-540-44572-2_1","article-title":"System-level design methods for low-energy architectures containing variable voltage processors","author":"gruian","year":"2001","journal-title":"Proceedings of the 1st International Workshop on Power-Aware Computer Systems-Revised Papers"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2008.10"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2007.16"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391545"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629369"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325161"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2009.34"},{"journal-title":"Road Vehicles - Functional Safety - Part 4 Product Development at the System Level","year":"2011","key":"28"},{"journal-title":"Road Vehicles - Functional Safety - Part 1 Vocabulary","year":"2011","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2039550"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2007.4391842"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/STEP.1997.615535"},{"journal-title":"Functional safety of electrical\/electronic\/programmable electronic safety-related systems","year":"2010","key":"30"},{"key":"7","article-title":"Using multicore architectures in cyber-physical systems","author":"mohan","year":"2011","journal-title":"Workshop on Developing Dependable and Secure Automotive Cyber-Physical Systems from Components"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"journal-title":"Memorycommunication Model for Low-latency X-ray Video Processing on Multiple Cores","year":"0","author":"albers","key":"5"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1811212.1811220"},{"journal-title":"Multicore Processing Becomes the New Mainstream","year":"0","author":"child","key":"4"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736036"},{"key":"70","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213099"},{"key":"71","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2004.1311011"},{"journal-title":"A Modular Tool Architecture for Worst-Case Execution Time Analysis","year":"2008","author":"ermedahl","key":"9"},{"key":"72","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2006.25"},{"key":"8","article-title":"Static memory and timing analysis of embedded systems code","author":"ferdinand","year":"2007","journal-title":"Proceedings of VVSS2007 - 3rd European Symposium on Verification and Validation of Software Systems"},{"key":"73","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2007.37"},{"key":"74","first-page":"209","article-title":"Poweraware real-time scheduling upon identical multiprocessor platforms","author":"ne?lis","year":"2008","journal-title":"SUTC'08 Proceedings of the 2008 IEEE International Conference on Sensor Networks Ubiquitous and Trustworthy Computing"},{"key":"75","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2009.30"},{"key":"76","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484694"},{"key":"59","first-page":"620","volume":"15","author":"lee","year":"2005","journal-title":"An Efficient Quality-aware Memory Controller for Multimedia Platform SoC"},{"journal-title":"Efficient shared dram subsystems for SOCs","year":"2001","author":"weber","key":"58"},{"key":"57","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275774"},{"key":"56","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.34"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-007-9032-3"},{"key":"55","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536536"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008186323068"},{"journal-title":"Intel 4 Series Chipset Family Datasheet","year":"2010","key":"18"},{"journal-title":"Static Cache Analysis for Real-time Systems - LRU FIFO PLRU","year":"2012","author":"grund","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1880050.1880063"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1023\/B:TIME.0000045316.66276.6e"},{"journal-title":"Cache Issues in Real-time Systems","year":"1994","author":"basumallick","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013287"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.814618"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2009.32"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2008.6"},{"key":"64","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.11"},{"year":"0","key":"65"},{"journal-title":"System and Method for Memory Self-timed Refresh for Reduced Power Consumption","year":"2001","author":"gerchman","key":"62"},{"key":"63","doi-asserted-by":"publisher","DOI":"10.1109\/12.966492"},{"journal-title":"Method and Apparatus for Optimizing Memory Performance with Opportunistic Refreshing","year":"2000","author":"novak","key":"60"},{"journal-title":"Refresh-ahead and Burst Refresh Preemption Technique for Managing Dram in Computer System","year":"1999","author":"biswas","key":"61"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"45","first-page":"497","author":"jacob","year":"2007","journal-title":"Memory Systems Cache DRAM Disk Morgan Kaufmann"},{"journal-title":"DDR3 SDRAM Specification","year":"2010","key":"44"},{"key":"47","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763145"},{"key":"46","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"Rapitime Explained","year":"0","key":"10"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.118"},{"key":"52","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.12"},{"key":"53","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"54","first-page":"575","author":"heithecker","year":"2005","journal-title":"Traffic Shaping for An FPGA Based SDRAM Controller with Complex QoS Requirements"},{"journal-title":"Adaptive Page Management","year":"2006","author":"dodd","key":"50"}],"event":{"name":"2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES)","start":{"date-parts":[[2013,6,19]]},"location":"Porto","end":{"date-parts":[[2013,6,21]]}},"container-title":["2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6589042\/6601457\/06601469.pdf?arnumber=6601469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T18:34:19Z","timestamp":1498070059000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6601469\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":82,"URL":"https:\/\/doi.org\/10.1109\/sies.2013.6601469","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}