{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:46:09Z","timestamp":1729676769853,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/spl.2011.5782653","type":"proceedings-article","created":{"date-parts":[[2011,6,7]],"date-time":"2011-06-07T17:16:18Z","timestamp":1307466978000},"page":"227-232","source":"Crossref","is-referenced-by-count":5,"title":["A dynamic buffer resize technique for networks-on-chip on FPGA"],"prefix":"10.1109","author":[{"given":"Mario P.","family":"Vestias","sequence":"first","affiliation":[]},{"given":"Horacio C.","family":"Neto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531649"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy- and Performance-Aware Mapping for Regular NoC Architectures","volume":"24","author":"hu","year":"2005","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1201\/9781420079791.ch2"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy- and Performance-Aware Mapping for Regular NoC Architectures","volume":"24","author":"hu","year":"2005","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1201\/9781420079791.ch2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2005.1590068"},{"key":"ref3","article-title":"A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication","author":"rana","year":"2008","journal-title":"the 16th IFIP\/IEEE International Conference on VLSI"},{"key":"ref6","first-page":"914","article-title":"Study on Hybrid Switching Mechanism in Network on Chip","author":"wang","year":"2007","journal-title":"Proc 7th Int Conf ASIC"},{"key":"ref5","first-page":"26","article-title":"Run-time Adaptive onchip Communication Scheme","author":"faruque","year":"2007","journal-title":"Proceedings of ICCAD"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681628"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380761"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492725"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645219"}],"event":{"name":"2011 VII Southern Conference on Programmable Logic (SPL)","start":{"date-parts":[[2011,4,13]]},"location":"Cordoba, Argentina","end":{"date-parts":[[2011,4,15]]}},"container-title":["2011 VII Southern Conference on Programmable Logic (SPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5771182\/5782103\/05782653.pdf?arnumber=5782653","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,11]],"date-time":"2019-06-11T13:38:03Z","timestamp":1560260283000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5782653\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/spl.2011.5782653","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}