{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:56:44Z","timestamp":1759147004337,"version":"3.38.0"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T00:00:00Z","timestamp":1064966400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2003,10]]},"DOI":"10.1109\/tc.2003.1234532","type":"journal-article","created":{"date-parts":[[2003,10,8]],"date-time":"2003-10-08T19:04:44Z","timestamp":1065639884000},"page":"1362-1375","source":"Crossref","is-referenced-by-count":40,"title":["On combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures"],"prefix":"10.1109","volume":"52","author":[{"given":"J.M.P.","family":"Cardoso","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref1","article-title":"Novel Techniques for High Performance Field Programmable Logic Devices","volume-title":"Univ. of California, Berkeley, Electronic Research Laboratory, UCB\/ERL-93-80","author":"Bhat","year":"1993"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279481"},{"article-title":"Reconfigurable Architectures for General Purpose Computing","year":"1996","author":"DeHon","key":"ref3"},{"journal-title":"Virtex Field Programmable Gate Arrays","year":"1999","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/fpga.1995.477413"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707886"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315596"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1995.518231"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707884"},{"key":"ref11","first-page":"364","article-title":"A Dynamically Reconfigurable Logic Engine with a Multi-Context\/Multi-Mode Unified-Cell Architecture","volume-title":"Proc. IEEE Int\u2019l Solid State Circuits Conf. (ISSCC \u201999)","author":"Fujii"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275135"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296456"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/258305.258331"},{"volume-title":"High-Level Synthesis, Introduction to Chip and System Design","year":"1992","author":"Gajski","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-64359-1_669"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/12.773795"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1188264"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14813"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586099"},{"key":"ref21","first-page":"258","article-title":"Parallel and Pipelined VLSI Implementation of Signal Processing Algorithms","volume-title":"VLSI and Modern Signal Processing","author":"Dewilde","year":"1985"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136625"},{"volume-title":"Viterbi V.32 PSTN Trellis Decoder","year":"1997","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1468075.1468121"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/502175.502178"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19982347"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.402494"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-58419-6_91"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-60294-1_134"},{"key":"ref30","first-page":"328","article-title":"Scheduling for Dynamically Reconfigurable FPGAs","volume-title":"Proc. IFIP Int\u2019l Workshop Logic and Architecture Synthesis (WLAS \u201995)","author":"Vasilko"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61730-2_31"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655887"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761123"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782017"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44614-1_73"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803662"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1117\/12.327019"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-35498-9_43"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840290"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44614-1_39"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/71.980026"},{"key":"ref42","first-page":"93","article-title":"Combined Temporal Partitioning and Scheduling for Reconfigurable Architectures","volume-title":"Proc. SPIE Photonics East Conf.","author":"Pandey"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/27669\/01234532.pdf?arnumber=1234532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,16]],"date-time":"2025-03-16T05:14:24Z","timestamp":1742102064000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1234532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,10]]},"references-count":43,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2003,10]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2003.1234532","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2003,10]]}}}