{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:06:47Z","timestamp":1758125207409},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/tcad.2013.2275254","type":"journal-article","created":{"date-parts":[[2013,11,19]],"date-time":"2013-11-19T19:01:22Z","timestamp":1384887682000},"page":"1943-1956","source":"Crossref","is-referenced-by-count":13,"title":["A Two-Variable Model for SAT-Based ATPG"],"prefix":"10.1109","volume":"32","author":[{"given":"Huan","family":"Chen","sequence":"first","affiliation":[]},{"given":"Joao","family":"Marques-Silva","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"1999","journal-title":"ITC'99 Benchmarks (2nd Release)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref31","first-page":"695","article-title":"A neutral list of 10 combinational benchmark circuits and a target translator in FORTRAN","author":"brglez","year":"1985","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1080\/1065514021000012273"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.12"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/43.913756"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2010.11"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.20"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82368"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.536723"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1997.614088"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.55"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923107"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569607"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/WODES.2008.4605925"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998262"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"75","DOI":"10.3233\/SAT190039","article-title":"PicoSAT essentials","volume":"4","author":"biere","year":"2008","journal-title":"J Satisfiability Boolean Model Comput"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02777-2_33"},{"key":"ref3","author":"abramovici","year":"1990","journal-title":"Digital Systems Testing and Testable Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"key":"ref29","author":"lee","year":"1993","journal-title":"Atalanta An efficient ATPG for combinational circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008355411566"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.3140"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"83","DOI":"10.3233\/SAT190089","article-title":"TG-PRO: A SAT-based ATPG system, system description","volume":"8","author":"chen","year":"2012","journal-title":"J Satisfiability Boolean Modeling Comput"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340173"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804387"},{"key":"ref20","first-page":"502","article-title":"An extensible SAT-solver","author":"e\ufffdn","year":"2003","journal-title":"Proc Int Conf Theory Appl Satisfiability Testing"},{"key":"ref22","first-page":"115","article-title":"On the complexity of derivation in propositional calculus","author":"tseitin","year":"1968","journal-title":"Proc Stud Constructive Math Math Logic Part II"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/800157.805047"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580110"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.227417"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"502","DOI":"10.1145\/37888.37963","article-title":"a topological search algorithm for atpg","author":"kirkland","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.310903"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6663223\/06663246.pdf?arnumber=6663246","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:28Z","timestamp":1638218428000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6663246\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":37,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2013.2275254","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}