{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T04:37:46Z","timestamp":1768192666270,"version":"3.49.0"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Instituto de Telecomunica\u00e7\u00f5es","award":["RAPID UID\/EEA\/50008\/2013"],"award-info":[{"award-number":["RAPID UID\/EEA\/50008\/2013"]}]},{"name":"Funda\u00e7\u00e3o para a Ci\u00eancia e Tecnologia","award":["FCT-SFRH\/BD\/103337\/2014"],"award-info":[{"award-number":["FCT-SFRH\/BD\/103337\/2014"]}]},{"name":"Funda\u00e7\u00e3o para a Ci\u00eancia e Tecnologia","award":["SFRH\/BPD\/104648\/2014"],"award-info":[{"award-number":["SFRH\/BPD\/104648\/2014"]}]},{"name":"Funda\u00e7\u00e3o para a Ci\u00eancia e Tecnologia","award":["SFRH\/BPD\/120009\/2016"],"award-info":[{"award-number":["SFRH\/BPD\/120009\/2016"]}]},{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["TEC2016-75151-C3-3-R"],"award-info":[{"award-number":["TEC2016-75151-C3-3-R"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["TEC2017-83524-R"],"award-info":[{"award-number":["TEC2017-83524-R"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Junta de Andaluc\u00eda Research Project","award":["P12-TIC-1481"],"award-info":[{"award-number":["P12-TIC-1481"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1109\/tcad.2018.2834394","type":"journal-article","created":{"date-parts":[[2018,5,8]],"date-time":"2018-05-08T18:55:19Z","timestamp":1525805719000},"page":"989-1002","source":"Crossref","is-referenced-by-count":33,"title":["Two-Step RF IC Block Synthesis With Preoptimized Inductors and Full Layout Generation In-the-Loop"],"prefix":"10.1109","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8251-1415","authenticated-orcid":false,"given":"Ricardo","family":"Martins","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9625-6435","authenticated-orcid":false,"given":"Nuno","family":"Lourenco","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5638-7377","authenticated-orcid":false,"given":"Fabio","family":"Passos","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2941-7494","authenticated-orcid":false,"given":"Ricardo","family":"Povoa","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9414-742X","authenticated-orcid":false,"given":"Antonio","family":"Canelas","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6260-6495","authenticated-orcid":false,"given":"Elisenda","family":"Roca","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6247-3124","authenticated-orcid":false,"given":"Rafael","family":"Castro-Lopez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9545-5347","authenticated-orcid":false,"given":"Javier","family":"Sieiro","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8682-2280","authenticated-orcid":false,"given":"Francisco V.","family":"Fernandez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1687-1447","authenticated-orcid":false,"given":"Nuno","family":"Horta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169054"},{"key":"ref38","first-page":"1","article-title":"Electromigration-aware and IR-drop avoidance routing in analog multiport terminal structures","author":"martins","year":"2014","journal-title":"Proc Design and Test in Europe (DATE) Conf"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.129"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806598"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.01.009"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572399"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2269050"},{"key":"ref36","first-page":"1","article-title":"New mapping strategies for pre-optimized inductor sets in bottom-up RF IC sizing optimization","author":"louren\u00e7o","year":"2017","journal-title":"Proc Int Conf Synth Model Anal Simul Methods Appl Circuit Design"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2331563"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2007.08.007"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1057\/palgrave.jors.2602068"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"623","DOI":"10.1109\/TCAD.2009.2013996","article-title":"Regular analog\/RF integrated circuits design using optimization with recourse including ellipsoidal uncertainty","volume":"28","author":"xu","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2016.7482437"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2187207"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802267"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2316092"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2564362"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2004.1393995"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858368"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996612"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2158732"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2002.1011938"},{"key":"ref27","first-page":"1156","article-title":"Layout-aware sizing of analog ICs using floorplan & routing estimates for parasitic extraction","author":"louren\u00e7o","year":"2015","journal-title":"Proc Design and Test in Europe (DATE) Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.924852"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865123"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168584"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917579"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337299"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.902757"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357794"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.03.001"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.68"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968647"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002046"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.012"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2004.1354031"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.04.009"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182115"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8718432\/08356050.pdf?arnumber=8356050","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:52Z","timestamp":1657746892000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8356050\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":41,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2018.2834394","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6]]}}}