{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:05:12Z","timestamp":1740139512446,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Portuguese Foundation for Science and Technology through projects, DISRUPTIVE Project","award":["EXCL\/EEI-ELC\/0261\/2012"],"award-info":[{"award-number":["EXCL\/EEI-ELC\/0261\/2012"]}]},{"name":"PEST Project","award":["UID-EEA\/EEI\/00066\/2013"],"award-info":[{"award-number":["UID-EEA\/EEI\/00066\/2013"]}]},{"name":"Ph.D.","award":["SFRH\/BD\/71313\/2010"],"award-info":[{"award-number":["SFRH\/BD\/71313\/2010"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. I"],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tcsi.2017.2704164","type":"journal-article","created":{"date-parts":[[2017,5,29]],"date-time":"2017-05-29T18:08:50Z","timestamp":1496081330000},"page":"2871-2883","source":"Crossref","is-referenced-by-count":19,"title":["A Third-Order MASH $\\Sigma \\Delta $ Modulator Using Passive Integrators"],"prefix":"10.1109","volume":"64","author":[{"given":"Blazej","family":"Nowacki","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8053-902X","authenticated-orcid":false,"given":"Nuno","family":"Paulino","sequence":"additional","affiliation":[]},{"given":"Joao","family":"Goes","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619734"},{"key":"ref11","first-page":"272","article-title":"An 85 dB-DR 74.6dB-SNDR 50 MHz-BW CT MASH $\\Delta \\Sigma $ modulator in 28 nm CMOS","author":"do-yeon","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.585244"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278346"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920065"},{"key":"ref15","first-page":"290c","article-title":"A 0.7 V $256~\\mu $ W $\\Delta \\Sigma $ modulator with passive RC integrators achieving 76 dB DR in 2 MHz BW","author":"de melo","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234204"},{"key":"ref17","first-page":"1105","article-title":"A 1.8 V, 14.5 mW 2nd order passive wideband sigma-delta modulator","author":"fuyue","year":"2005","journal-title":"Proc Int Conf Commun Circuits Syst"},{"key":"ref18","first-page":"1","article-title":"A 1.16 mW 69dB SNR (1.2 MHz BW) continuous time $\\Sigma \\Delta $ ADC with immunity to clock jitter","author":"balachandran","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref19","first-page":"1","article-title":"A CT sigma-delta modulator with a hybrid loop filter and capacitive feedforward","author":"jhin-fang","year":"2011","journal-title":"Proc IEEE 54th IEEE Int Midw Symp Circuits Syst (MWSCAS)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271952"},{"key":"ref4","first-page":"160","article-title":"A 10 MHz BW 50 fJ\/conv. continuous time $\\Delta \\Sigma $ modulator with high-order single opamp integrator using optimization-based design method","author":"matsukawa","year":"2012","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/9780470546772"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2289887"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071930"},{"key":"ref5","first-page":"268","article-title":"A 28fJ\/conv-step CT $\\Delta \\Sigma $ modulator with 78dB DR and 18 MHz BW in 28 nm CMOS using a highly digital multibit quantizer","author":"yun-shiang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"2868","DOI":"10.1109\/JSSC.2014.2364829","article-title":"A continuous-time 0–3 MASH ADC achieving 88 dB DR with 53 MHz BW in 28 nm CMOS","volume":"49","author":"yunzhi","year":"2014","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2321063"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6945987"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"695","DOI":"10.1109\/JSSC.2014.2304364","article-title":"A 15-MHz bandwidth 1-0 MASH $\\Delta \\Sigma $ ADC with nonlinear memory error calibration achieving 85-dBc SFDR","volume":"49","author":"seung-chul","year":"2014","journal-title":"IEEE J Solid-State Circuits"},{"journal-title":"Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS","year":"2006","author":"yao","key":"ref1"},{"key":"ref20","first-page":"274","article-title":"15.3 A 1 V 77dB-DR 72dB-SNDR 10 MHz-BW 2-1 MASH CT $\\Delta \\Sigma $ M","author":"nowacki","year":"2016","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/9780470546772"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/9780470546772"},{"key":"ref24","first-page":"274","article-title":"Analysis and the design of a first—Order $\\Delta \\Sigma $ modulator using very incomplete settling","author":"nowacki","year":"2011","journal-title":"Proc Proc 18th Int Conf Mixed Design Integr Circuits Syst (MIXDES)"},{"key":"ref23","first-page":"271","article-title":"A 1.2 V 300 $\\mu$ W second-order switched-capacitor $\\Delta \\Sigma $ modulator using ultra incomplete settling with 73 dB SNDR and 300 kHz BW in 130 nm CMOS","author":"nowacki","year":"2011","journal-title":"Proc ESSCIRC (ESSCIRC)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.918916"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.890315"}],"container-title":["IEEE Transactions on Circuits and Systems I: Regular Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8919\/8082393\/07935461.pdf?arnumber=7935461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:22Z","timestamp":1642003462000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7935461\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":29,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsi.2017.2704164","relation":{},"ISSN":["1549-8328","1558-0806"],"issn-type":[{"type":"print","value":"1549-8328"},{"type":"electronic","value":"1558-0806"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}