{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T17:01:34Z","timestamp":1765040494175},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,2,1]],"date-time":"2015-02-01T00:00:00Z","timestamp":1422748800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Funds through FCT-Funda\u00e7\u00e3o para a Ci\u00eancia e Tecnologia","award":["PEst-OE\/EEI\/LA0021\/2013","QCell EXPL\/EEI-ELC\/1016\/2012"],"award-info":[{"award-number":["PEst-OE\/EEI\/LA0021\/2013","QCell EXPL\/EEI-ELC\/1016\/2012"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,2]]},"DOI":"10.1109\/tvlsi.2014.2308302","type":"journal-article","created":{"date-parts":[[2014,3,19]],"date-time":"2014-03-19T21:07:50Z","timestamp":1395263270000},"page":"306-316","source":"Crossref","is-referenced-by-count":17,"title":["Quaternary Logic Lookup Table in Standard CMOS"],"prefix":"10.1109","volume":"23","author":[{"given":"Diogo","family":"Brito","sequence":"first","affiliation":[]},{"given":"Taimur G.","family":"Rabuske","sequence":"additional","affiliation":[]},{"given":"Jorge R.","family":"Fernandes","sequence":"additional","affiliation":[]},{"given":"Paulo","family":"Flores","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Monteiro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831478"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3620-8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.03.009"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463744"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2007.47"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050160"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1993.343412"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667701"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.272112"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.07.001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1994.302225"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","author":"rabaey","year":"2009","journal-title":"Low Power Design Essentials"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17752-1_9"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7027264\/06775312.pdf?arnumber=6775312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:41:24Z","timestamp":1642005684000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6775312"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2]]},"references-count":14,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2014.2308302","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2]]}}}