{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:55:40Z","timestamp":1761663340255,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2015,12,1]],"date-time":"2015-12-01T00:00:00Z","timestamp":1448928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100006469","name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia","doi-asserted-by":"publisher","award":["015\/2012\/A1","024\/2009\/A1","047\/2013\/A2"],"award-info":[{"award-number":["015\/2012\/A1","024\/2009\/A1","047\/2013\/A2"]}],"id":[{"id":"10.13039\/501100006469","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Committee through the University of Macau, Macau, China","award":["MYRG079-FST12-VMI","Grant MYRG100-FST13-LMK","Grant MYRG103-FST13-VMI","MYRG115-FST12-LMK"],"award-info":[{"award-number":["MYRG079-FST12-VMI","Grant MYRG100-FST13-LMK","Grant MYRG103-FST13-VMI","MYRG115-FST12-LMK"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/tvlsi.2015.2388783","type":"journal-article","created":{"date-parts":[[2015,1,26]],"date-time":"2015-01-26T19:39:39Z","timestamp":1422301179000},"page":"3119-3123","source":"Crossref","is-referenced-by-count":22,"title":["Energy Optimized Subthreshold VLSI Logic Family With Unbalanced Pull-Up\/Down Network and Inverse Narrow-Width Techniques"],"prefix":"10.1109","volume":"23","author":[{"given":"Ming-Zhong","family":"Li","sequence":"first","affiliation":[]},{"given":"Chio-In","family":"Ieong","sequence":"additional","affiliation":[]},{"given":"Man-Kay","family":"Law","sequence":"additional","affiliation":[]},{"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[]},{"given":"Mang-I","family":"Vai","sequence":"additional","affiliation":[]},{"given":"Sio-Hang","family":"Pun","sequence":"additional","affiliation":[]},{"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1986.26422"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190674"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231041"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271799"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.303715"},{"key":"ref15","first-page":"1454","article-title":"Sub-threshold standard cell library design for ultra-low power biomedical applications","author":"li","year":"2013","journal-title":"Proc Annu Int Conf Eng Med Biol Soc (EMBC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042247"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036764"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617607"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2034233"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231022"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3030233"},{"key":"ref5","first-page":"154","article-title":"A 85 mV 40 nW process-tolerant subthreshold 8 $\\times $ 8 FIR filter in 130 nm technology","author":"hwang","year":"2007","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2184377"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271820"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2112595"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1145\/1013235.1013265","article-title":"Characterizing and Modeling Minimum Energy Operation for Subthreshold Circuits","author":"calhoun","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref9"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7333028\/07021888.pdf?arnumber=7021888","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T17:04:57Z","timestamp":1651079097000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7021888\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":18,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2015.2388783","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2015,12]]}}}