{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:42:37Z","timestamp":1762033357933,"version":"3.37.3"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia, Portugal, through the National Funds","award":["UID\/CEC\/50021\/2013"],"award-info":[{"award-number":["UID\/CEC\/50021\/2013"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/tvlsi.2016.2577609","type":"journal-article","created":{"date-parts":[[2016,6,22]],"date-time":"2016-06-22T19:20:52Z","timestamp":1466623252000},"page":"48-59","source":"Crossref","is-referenced-by-count":8,"title":["An Efficient Component for Designing Signed Reverse Converters for a Class of RNS Moduli Sets of Composite Form $\\{2^{k}, 2^{P}-1\\}$"],"prefix":"10.1109","volume":"25","author":[{"given":"Azadeh Alsadat","family":"Emrani Zarandi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3603-9401","authenticated-orcid":false,"given":"Amir Sabbagh","family":"Molahosseini","sequence":"additional","affiliation":[]},{"given":"Leonel","family":"Sousa","sequence":"additional","affiliation":[]},{"given":"Mehdi","family":"Hosseinzadeh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2188456"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213353"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/82.471401"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220460"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840400"},{"article-title":"Binary adder architectures for cell-based VLSI and their synthesis","year":"1997","author":"zimmermann","key":"ref37"},{"journal-title":"Digital Design An Embedded System Approach Using VHDL","year":"2007","author":"ashenden","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70750"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/12.863036"},{"key":"ref10","first-page":"174","article-title":"On the comparison of different number systems in the implementation of complex FIR filters","author":"cardarilli","year":"2008","journal-title":"Proc IEEE Int Conf Very Large Scale Integr (VLSI-SOC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268931"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400692"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/82.826745"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2010.2048329"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1142\/p523","author":"omondi","year":"2007","journal-title":"Residue Number Systems Theory and Implementation"},{"key":"ref16","first-page":"519","article-title":"New algorithm for signed integer comparison in four-moduli superset $\\{2^{n}, 2^{n}-1, 2^{n}+1, 2^{n+1}-1\\}$","author":"tay","year":"2014","journal-title":"Proc IEEE Asia-Pacific Conf Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922245"},{"key":"ref18","first-page":"1","article-title":"Reverse conversion for residue number system realizations of digital signal processing hardware","author":"stamenkovi?","year":"2010","journal-title":"Proceedings of Telecommunications Forum (TELFOR)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2004.1277887"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"1296","DOI":"10.1109\/TCSI.2003.817789","article-title":"An efficient reverse converter for the 4-moduli set $\\{2^{n}-1, 2^{n}, 2^{n}+1, 2^{2n}+1\\}$ based on the new Chinese remainder theorem","volume":"50","author":"cao","year":"2003","journal-title":"IEEE Trans Circuits Syst I Fundam Theory Appl"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1959.5219515"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.camwa.2007.04.028"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/101.950050"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2210916"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2026681"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2015.2484118"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2205953"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MNET.2014.6786608"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2010.936031"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2014.7029575"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MTAS.2007.371280"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2305392"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.890623"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2219564"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-010-0552-z"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.821524"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2008.03.006"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060059"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/7797597\/07496946.pdf?arnumber=7496946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:12:14Z","timestamp":1642003934000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7496946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":38,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2016.2577609","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}