{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:13:46Z","timestamp":1758892426212,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008530","name":"European Regional Development Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008530","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/tvlsi.2018.2874079","type":"journal-article","created":{"date-parts":[[2018,10,24]],"date-time":"2018-10-24T02:24:17Z","timestamp":1540347857000},"page":"116-125","source":"Crossref","is-referenced-by-count":7,"title":["Dynamic Partial Reconfiguration of Customized Single-Row Accelerators"],"prefix":"10.1109","volume":"27","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5547-0323","authenticated-orcid":false,"given":"Nuno M. C.","family":"Paulino","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7471-3888","authenticated-orcid":false,"given":"Joao Canas","family":"Ferreira","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7353-1799","authenticated-orcid":false,"given":"Joao M. P.","family":"Cardoso","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1062","article-title":"Hardware-accelerated dynamic binary translation","author":"rokicki","year":"2017","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref11","first-page":"330","article-title":"MediaBench: A tool for evaluating and synthesizing multimedia and communications systems","author":"lee","year":"1997","journal-title":"Proc 30th Ann ACM\/IEEE Int l Symp Microarchitecture"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.61"},{"journal-title":"Megablock Extractor for MicroBlaze","year":"2015","author":"bispo","key":"ref13"},{"journal-title":"Livermore Loops Coded in C","year":"1992","author":"peters","key":"ref14"},{"journal-title":"TMS320C6000 Image Library (IMGLIB)—SPRC264","year":"2008","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235127"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.03.005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2014.6893197"},{"key":"ref5","first-page":"12","article-title":"Design of a pipelined and parameterized VLIW processor: \n$\\rho$\n-VEX v2.0","author":"seedorf","year":"2012","journal-title":"Proc HiPEAC Workshop on Reconfigurable Computing"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850844"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_29"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749755"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155623"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2573640"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/8595476\/08502926.pdf?arnumber=8502926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:53:56Z","timestamp":1657745636000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8502926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":15,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2018.2874079","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}