{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T08:04:09Z","timestamp":1761897849134,"version":"3.37.3"},"reference-count":60,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,1]],"date-time":"2023-06-01T00:00:00Z","timestamp":1685577600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004895","name":"\u201cICT Programme\u201d Project of the European Union through the European Social Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004895","id-type":"DOI","asserted-by":"publisher"}]},{"name":"European Union\u2019s Horizon 2020 Research and Innovation Programme","award":["952252 (SAFEST)"],"award-info":[{"award-number":["952252 (SAFEST)"]}]},{"DOI":"10.13039\/501100001665","name":"French National Research Agency","doi-asserted-by":"publisher","award":["ANR-18-CE39-0005 (MOOSIC)"],"award-info":[{"award-number":["ANR-18-CE39-0005 (MOOSIC)"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1109\/tvlsi.2023.3253641","type":"journal-article","created":{"date-parts":[[2023,3,14]],"date-time":"2023-03-14T17:44:14Z","timestamp":1678815854000},"page":"812-825","source":"Crossref","is-referenced-by-count":9,"title":["Hybrid Protection of Digital FIR Filters"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6129-9657","authenticated-orcid":false,"given":"Levent","family":"Aksoy","sequence":"first","affiliation":[{"name":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"}]},{"given":"Quang-Linh","family":"Nguyen","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Grenoble, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9148-5397","authenticated-orcid":false,"given":"Felipe","family":"Almeida","sequence":"additional","affiliation":[{"name":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8113-020X","authenticated-orcid":false,"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[{"name":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"}]},{"given":"Marie-Lise","family":"Flottes","sequence":"additional","affiliation":[{"name":"LIRMM, CNRS, University of Montpellier, Montpellier, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4876-2982","authenticated-orcid":false,"given":"Sophie","family":"Dupuis","sequence":"additional","affiliation":[{"name":"LIRMM, CNRS, University of Montpellier, Montpellier, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5294-0606","authenticated-orcid":false,"given":"Samuel","family":"Pagliarini","sequence":"additional","affiliation":[{"name":"Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.54"},{"key":"ref57","first-page":"51","article-title":"CaDiCaL, KISSAT, PARACOOBA, PLINGELING and TREENGELING entering the SAT competition 2020","author":"biere","year":"2020","journal-title":"Proc SAT Competition"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2017.015072"},{"article-title":"On the generation of test patterns for combinational circuits","year":"1993","author":"lee","key":"ref56"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2323976"},{"journal-title":"SCOPE Code Material","year":"2023","author":"alaql","key":"ref59"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-009-9114-7"},{"journal-title":"DoubleDIP Code Material","year":"2023","author":"shen","key":"ref58"},{"key":"ref53","article-title":"Benchmarking at the frontier of hardware security: Lessons from logic locking","author":"tan","year":"2020","journal-title":"arXiv 2006 06806"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2022.3149147"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196126"},{"journal-title":"HOST’15 Code Material","year":"2023","author":"subramanyan","key":"ref55"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3410337"},{"journal-title":"Suite of Constant Coefficient FIR Filters","year":"2009","key":"ref54"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS52814.2021.9486714"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LCSYS.2017.2709621"},{"journal-title":"Digital Arithmetic","year":"2003","author":"ercegovac","key":"ref19"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS54261.2022.9770141"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474118"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i1.97-122"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116261"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2904838"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715163"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref43","first-page":"1055","article-title":"Does logic locking work with EDA tools?","author":"han","year":"2021","journal-title":"Proc Usenix Secur Symp"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586159"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012734530-7\/50001-5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3074004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397343"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277240"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.2984224"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2163307"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474039"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI51109.2021.00031"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2968898"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942076"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i1.175-202"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060495"},{"journal-title":"On High Performance Microchip Supply Chain","year":"2015","key":"ref1"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3089555"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714955"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-013-9727-8"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.893549"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865420"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2663343"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.10.001"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05800-4"},{"journal-title":"Netlist Encryption and Obfuscation Suite","year":"2023","key":"ref60"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/10129243\/10070390.pdf?arnumber=10070390","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T18:34:12Z","timestamp":1686594852000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10070390\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6]]},"references-count":60,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2023.3253641","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2023,6]]}}}